




TECHNICAL REFERENCE



MANUAL

TECHNICAL REFERENCE

MAY 1987

Written by:

*Garnet Annett, Paul Antoine, Raymond Han,
Gerard Hill, Max Maughan, Craig Southeren,
Matthew Starr.*

Edited by:

Max Maughan, Bruce McKinnon.

Published by
Honeysoft Publishing Company
1a Pattison Avenue,
Waitara, N.S.W. 2077

Copyright (C) Honeysoft 1987

Copyright

This reference manual is provided on the understanding that it is for the single end use by the purchaser. Reproduction of this manual by any means whatsoever, or storage in a retrieval system, other than for the specific use of the original purchaser, without express written permission of the copyright holder, is prohibited.

Trademarks

Microbee is a trademark of Microbee Systems Ltd

Disclaimer

Every effort has been made to make this manual as accurate and functional as possible. To this end any comments from users are most welcome. The liability of HONEYSOFT will be limited to making available to purchasers such updates and corrections as may be found necessary. HONEYSOFT reserves the right to revise this manual at any time without notice.

It is the responsibility of the user to determine the suitability of these materials for his or her use.

ISBN 0 949309 72 9

First published in Australia 1987

Printed by
Central Coast Printery
Debenham Road,
West Gosford, N.S.W. 2250

T A B L E O F C O N T E N T S

1. Introduction.....	1-1
1.1. Technical spec - standard.....	1-1
1.2. Technical spec - options.....	1-3
2. Technical Description.....	2-1
2.1. The CPU.....	2-1
2.2. Clock circuitry.....	2-3
2.3. I/O circuitry.....	2-4
2.4. The Keyboard.....	2-6
2.4.1. External keyboard.....	2-7
2.4.2. Keyboard code tables.....	2-8
2.4.3. Keyboard codes grouped.....	2-10
2.4.4. Keyboard matrix.....	2-11
2.5. Real time clock circuitry.....	2-12
2.5.1. Main clock features.....	2-12
2.5.2. RTC memory address map.....	2-12
2.6. The VDU circuitry.....	2-13
2.7. The Memory circuitry.....	2-16
2.8. Disk controller circuitry.....	2-18
2.8.1. Reading data.....	2-19
2.8.2. Writing Data.....	2-19
2.9. The Power supply.....	2-20
3. Waveforms.....	3-1
3.1. Dot clock.....	3-1
3.2. CCLK*.....	3-1
3.3. Load.....	3-2
3.4. CO1.....	3-2
3.5. CPU clock.....	3-2
3.6. Power supply.....	3-3
3.7. Disk controller - CV1.....	3-3
3.8. Disk controller - RV1.....	3-3
3.9. Disk controller - RV2.....	3-4
3.10. Disk controller - 2793.....	3-4
3.11. Composite video.....	3-4
4. System Programming.....	4-1
4.1. The Kernel.....	4-1
4.1.1. Boot disk from Drive A.....	4-2
4.1.2. Network.....	4-2
4.1.3. Set Time.....	4-3
4.1.4. Self Test.....	4-4
4.1.4.1. Keyboard test.....	4-4
4.1.4.2. Parallel Printer test.....	4-4
4.1.4.3. Serial Port test.....	4-4
4.1.5. Kernel function calls.....	4-5
4.1.6. Machine code monitor commands.....	4-6
4.1.6.1. Alter memory at address.....	4-6
4.1.6.2. Boot a disk.....	4-6
4.1.6.3. Compare memory.....	4-6
4.1.6.4. Examine memory.....	4-7
4.1.6.5. Fill memory.....	4-7
4.1.6.6. Goto address.....	4-7

4.1.6.7. Input from port.....	4-7
4.1.6.8. Move memory.....	4-7
4.1.6.9. Network.....	4-7
4.1.6.10. Output to port.....	4-7
4.1.6.11. Clear screen.....	4-8
4.1.6.12. Search memory.....	4-8
4.1.6.13. Read from A: drive.....	4-8
4.1.6.14. Write to A: drive.....	4-8
4.1.6.15. Read from B: drive.....	4-8
4.1.6.16. Write to B: drive.....	4-8
4.1.6.17. Execute code.....	4-8
4.2. BIOS calls.....	4-9
4.2.1. Function 0 - Warm boot CP/M.....	4-10
4.2.2. Function 1 - Check console status.....	4-10
4.2.3. Function 2 - Read from the keyboard.....	4-11
4.2.4. Function 3 - Send to the screen.....	4-11
4.2.5. Function 4 - Send to the list dev.....	4-11
4.2.6. Function 5 - Send to the punch dev.....	4-11
4.2.7. Function 6 - Read from reader dev.....	4-11
4.2.8. Function 7 - Home the drive head.....	4-12
4.2.9. Function 8 - Select drive.....	4-12
4.2.10. Function 9 - Move the drive head.....	4-12
4.2.11. Function 10 - Set sector for I/O.....	4-12
4.2.12. Function 11 - Set file buffer addr.....	4-12
4.2.13. Function 12 - Read a sector.....	4-13
4.2.14. Function 13 - Write a sector.....	4-13
4.2.15. Function 14 - Full limit device.....	4-13
4.2.16. Function 15 - Translate sector.....	4-13
4.3. Extended BIOS calls.....	4-14
4.3.1. Function 0 - Set CCP.....	4-14
4.3.2. Function 1 - Set Shell.....	4-14
4.3.3. Function 2 - Number of drives.....	4-14
4.3.4. Function 3 - M: drive fitted.....	4-15
4.3.5. Function 4 - Interrupt vector.....	4-15
4.3.6. Function 5 - Pointer to command buf.....	4-15
4.3.7. Function 6 - Purge drive buffer.....	4-16
4.3.8. Function 7 - Purge directory buffer.....	4-16
4.3.9. Function 8 - Return floppies.....	4-16
4.3.10. Function 9 - Resense media.....	4-17
4.3.11. Function 10 - Set baud rate.....	4-17
4.3.12. Function 11 - RS232 receive.....	4-17
4.3.13. Function 12 - RS232 send.....	4-18
4.3.14. Function 13 - Set error mode.....	4-18
4.3.15. Function 14 - Return disk status.....	4-18
4.3.16. Function 15 - Keyboard test.....	4-19
4.3.17. Function 16 - Program function key.....	4-22
4.3.18. Function 17 - Copy function key.....	4-22
4.3.19. Function 18 - Extended key check.....	4-23
4.3.20. Function 19 - Select speed.....	4-23
4.4. Memory bank switching.....	4-25
4.5. Programming the keyboard.....	4-27
4.5.1. Basic and the keyboard.....	4-29
4.6. Screen programming.....	4-30
4.6.1. The 6545 CRT controller.....	4-30
4.6.2. The Attribute RAM.....	4-33

4.1.6.7. Input from port.....	4-7
4.1.6.8. Move memory.....	4-7
4.1.6.9. Network.....	4-7
4.1.6.10. Output to port.....	4-7
4.1.6.11. Clear screen.....	4-8
4.1.6.12. Search memory.....	4-8
4.1.6.13. Read from A: drive.....	4-8
4.1.6.14. Write to A: drive.....	4-8
4.1.6.15. Read from B: drive.....	4-8
4.1.6.16. Write to B: drive.....	4-8
4.1.6.17. Execute code.....	4-8
4.2. BIOS calls.....	4-9
4.2.1. Function 0 - Warm boot CP/M.....	4-10
4.2.2. Function 1 - Check console status.....	4-10
4.2.3. Function 2 - Read from the keyboard.....	4-11
4.2.4. Function 3 - Send to the screen.....	4-11
4.2.5. Function 4 - Send to the list dev.....	4-11
4.2.6. Function 5 - Send to the punch dev.....	4-11
4.2.7. Function 6 - Read from reader dev.....	4-11
4.2.8. Function 7 - Home the drive head.....	4-12
4.2.9. Function 8 - Select drive.....	4-12
4.2.10. Function 9 - Move the drive head.....	4-12
4.2.11. Function 10 - Set sector for I/O.....	4-12
4.2.12. Function 11 - Set file buffer addr.....	4-12
4.2.13. Function 12 - Read a sector.....	4-13
4.2.14. Function 13 - Write a sector.....	4-13
4.2.15. Function 14 - ZLL limit dev.....	4-13
4.2.16. Function 15 - Translate sector.....	4-13
4.3. Extended BIOS calls.....	4-14
4.3.1. Function 0 - Set CCP.....	4-14
4.3.2. Function 1 - Set Shell.....	4-14
4.3.3. Function 2 - Number of drives.....	4-14
4.3.4. Function 3 - M: drive fitted.....	4-15
4.3.5. Function 4 - Interrupt vector.....	4-15
4.3.6. Function 5 - Pointer to command buf.....	4-15
4.3.7. Function 6 - Purge drive buffer.....	4-16
4.3.8. Function 7 - Purge directory buffer.....	4-16
4.3.9. Function 8 - Return floppies.....	4-16
4.3.10. Function 9 - Resense media.....	4-17
4.3.11. Function 10 - Set baud rate.....	4-17
4.3.12. Function 11 - RS232 receive.....	4-17
4.3.13. Function 12 - RS232 send.....	4-18
4.3.14. Function 13 - Set error mode.....	4-18
4.3.15. Function 14 - Return disk status.....	4-18
4.3.16. Function 15 - Keyboard test.....	4-19
4.3.17. Function 16 - Program function key.....	4-22
4.3.18. Function 17 - Copy function key.....	4-22
4.3.19. Function 18 - Extended key check.....	4-23
4.3.20. Function 19 - Select speed.....	4-23
4.4. Memory bank switching.....	4-25
4.5. Programming the keyboard.....	4-27
4.5.1. Basic and the keyboard.....	4-29
4.6. Screen programming.....	4-30
4.6.1. The 6545 CRT controller.....	4-30
4.6.2. The Attribute RAM.....	4-33

4.6.3. Banking and memory locations.....	4-34
4.6.4. Hardware attributes.....	4-35
4.6.5. Colour RAM.....	4-36
4.6.6. Summary.....	4-37
4.7. Programming the PIO.....	4-38
4.7.1. Operating modes.....	4-38
4.7.2. PIO configuration.....	4-39
4.8. The disk formats.....	4-43
4.9. The DGOS tape format.....	4-46
 5. Connections.....	5-1
5.1. Finding Pin 1.....	5-1
5.2. Parallel port DB15 - X1.....	5-1
5.3. Serial port DB25 - X2.....	5-2
5.4. Hard disk interface 40 way - X3.....	5-2
5.5. Floppy disk interface 34 way - X4.....	5-3
5.6. Floppy drive B: power connector - X5.....	5-3
5.7. Speaker connector - X6.....	5-3
5.8. Floppy drive A: power connector.....	5-3
5.9. Floppy drive alignment test points - X8.....	5-4
5.10. Power connector to power supply - X9.....	5-4
5.11. Colour port DB9 - X10.....	5-4
5.12. Main plug 5 pin DIN - X11.....	5-4
5.13. Expansion port 50 way - X12.....	5-5
5.14. Keyboard 15 way - X13.....	5-6
5.15. Keyboard 8 way - X14.....	5-6
5.16. Serial keyboard 14 pin DIP header - X15.....	5-6
5.17. Serial port internal connection - X16.....	5-6
5.18. Port maps.....	5-7
5.19. Link selections.....	5-10
5.20. Factory modifications.....	5-11
5.20.1. Dual speed disable.....	5-11
5.20.2. PCG write delay.....	5-11
5.20.3. M1 delay line.....	5-12
5.20.4. L296 ground strap.....	5-12
5.20.5. F-354L drive earth strap.....	5-12
5.20.6. PCG chip select.....	5-12
 6. Component Reference.....	6-1
6.1. Mainboard.....	6-1
6.2. Off board components.....	6-7
6.3. Power supply.....	6-7
6.4. RS232 option.....	6-8
6.5. Sound circuit.....	6-8
6.6. Other options.....	6-8
 7. Circuit Diagrams.....	7-1
7.1. Component Overlay.....	7-1
7.2. CPU and I/O.....	7-2
7.3. Video and Colour.....	7-3
7.4. DRAM and Disk Controller.....	7-4
7.5. Power Supply.....	7-5

4.6.3. Banking and memory locations.....	4-34
4.6.4. Hardware attributes.....	4-35
4.6.5. Colour RAM.....	4-36
4.6.6. Summary.....	4-37
4.7. Programming the PIO.....	4-38
4.7.1. Operating modes.....	4-38
4.7.2. PIO configuration.....	4-39
4.8. The disk formats.....	4-43
4.9. The DGOS tape format.....	4-46
 5. Connections.....	5-1
5.1. Finding Pin 1.....	5-1
5.2. Parallel port DB15 - X1.....	5-1
5.3. Serial port DB25 - X2.....	5-2
5.4. Hard disk interface 40 way - X3.....	5-2
5.5. Floppy disk interface 34 way - X4.....	5-3
5.6. Floppy drive B: power connector - X5.....	5-3
5.7. Speaker connector - X6.....	5-3
5.8. Floppy drive A: power connector.....	5-3
5.9. Floppy drive alignment test points - X8.....	5-4
5.10. Power connector to power supply - X9.....	5-4
5.11. Colour port DB9 - X10.....	5-4
5.12. Main plug 5 pin DIN - X11.....	5-4
5.13. Expansion port 50 way - X12.....	5-5
5.14. Keyboard 15 way - X13.....	5-6
5.15. Keyboard 8 way - X14.....	5-6
5.16. Serial keyboard 14 pin DIP header - X15.....	5-6
5.17. Serial port internal connection - X16.....	5-6
5.18. Port maps.....	5-7
5.19. Link selections.....	5-10
5.20. Factory modifications.....	5-11
5.20.1. Dual speed disable.....	5-11
5.20.2. PCG write delay.....	5-11
5.20.3. M1 delay line.....	5-12
5.20.4. L295 ground strap.....	5-12
5.20.5. F-354L drive earth strap.....	5-12
5.20.6. PCG chip select.....	5-12
 6. Component Reference.....	6-1
6.1. Mainboard.....	6-1
6.2. Off board components.....	6-7
6.3. Power supply.....	6-7
6.4. RS232 option.....	6-8
6.5. Sound circuit.....	6-8
6.6. Other options.....	6-8
 7. Circuit Diagrams.....	7-1
7.1. Component Overlay.....	7-1
7.2. CPU and I/O.....	7-2
7.3. Video and Colour.....	7-3
7.4. DRAM and Disk Controller.....	7-4
7.5. Power Supply.....	7-5

4.6.3. Banking and memory locations.....	4-34
4.6.4. Hardware attributes.....	4-35
4.6.5. Colour RAM.....	4-36
4.6.6. Summary.....	4-37
4.7. Programming the PIO.....	4-38
4.7.1. Operating modes.....	4-38
4.7.2. PIO configuration.....	4-39
4.8. The disk formats.....	4-43
4.9. The DGOS tape format.....	4-46
 5. Connections.....	5-1
5.1. Finding Pin 1.....	5-1
5.2. Parallel port DB15 - X1.....	5-1
5.3. Serial port DB25 - X2.....	5-2
5.4. Hard disk interface 40 way - X3.....	5-2
5.5. Floppy disk interface 34 way - X4.....	5-3
5.6. Floppy drive B: power connector - X5.....	5-3
5.7. Speaker connector - X6.....	5-3
5.8. Floppy drive A: power connector.....	5-3
5.9. Floppy drive alignment test points - X8.....	5-4
5.10. Power connector to power supply - X9.....	5-4
5.11. Colour port DB9 - X10.....	5-4
5.12. Main plug 5 pin DIN - X11.....	5-4
5.13. Expansion port 50 way - X12.....	5-5
5.14. Keyboard 15 way - X13.....	5-6
5.15. Keyboard 8 way - X14.....	5-6
5.16. Serial keyboard 14 pin DIP header - X15.....	5-6
5.17. Serial port internal connection - X16.....	5-6
5.18. Port maps.....	5-7
5.19. Link selections.....	5-10
5.20. Factory modifications.....	5-11
5.20.1. Dual speed disable.....	5-11
5.20.2. PCG write delay.....	5-11
5.20.3. M1 delay line.....	5-12
5.20.4. L295 ground strap.....	5-12
5.20.5. F-354L drive earth strap.....	5-12
5.20.6. PCG chip select.....	5-12
 6. Component Reference.....	6-1
6.1. Mainboard.....	6-1
6.2. Off board components.....	6-7
6.3. Power supply.....	6-7
6.4. RS232 option.....	6-8
6.5. Sound circuit.....	6-8
6.6. Other options.....	6-8
 7. Circuit Diagrams.....	7-1
7.1. Component Overlay.....	7-1
7.2. CPU and I/O.....	7-2
7.3. Video and Colour.....	7-3
7.4. DRAM and Disk Controller.....	7-4
7.5. Power Supply.....	7-5

Introduction

Introduction

1 Introduction

The Microbee 256 TC is culmination of five years of Microbee computer development. The best features of previous design have been incorporated onto a single, four layer, printed circuit board.

1.1 Technical spec - standard

CPU : Z80 3.375MHz clock rate

RAM : 256k Dynamic RAM

ROM . 16k Boot / Network ROM / Kernel

VDU Memory Mapped

2k Screen RAM

2k Colour RAM

2k Attribute RAM

4k Dual Font ROM

Formats 40x24 for Videotex

64x16 for Basic

80x24 for CP/M

Flashing (character ON/OFF

Inverse attribute bit 6 (LA14)

'does not need PCG'

16k Programmable Character Generator or 131,072 pixels

VIDEO : Monochrome standard 1 volt peak to peak composite video with negative sync

COLOUR : R G B intensity with positive or negative sync

KEYBOARD . Full sized 92 keys including numeric pad and 12 function keys

DRIVE : Single 3.5 inch, double density 800k

CASSETTE Built in to load and dump programs at 300 and 1200 baud

SERIAL RS232 Can be used to connect modems, printers and to network with other computers

PARALLEL - 8 bit I/O fully programmable with strobe pulse for centronics printers Connection for Star Network

Introduction

SOUND Internal speaker with volume control for BELL under CP/M

REAL TIME CLOCK Using the Motorola RTC 146818
Battery backed with a nicad battery

DISK CONTROLLER : TMS2793NL Texas Instruments

POWER SUPPLY 10 to .2 volts at 1.5 amps Standby current approx 700mA to 800mA Peak current during a single disk access 1200mA

POWER SUPPLY UNITS For monochrome use, use the Microbee M13 monitor with the internal power supply. For Colour use, use the Microbee plug pack number 111-012 (10V, 1.5amps)

OPERATING TEMPERATURE : 5-45 degrees C

OPERATING HUMIDITY 20% 80% relative humidity

1 / Technical spec options

MOST OPTIONS ARE NOT SUPPORTED
WITH SOFTWARE AT PRESENT

VIDEO	Expandable from 2k to 8k Four pages of Memory mapped screen 8k Screen RAM 8k Colour RAM 8k Attribute RAM Character ROM expandable from 4k to 8k or 16k 6k Font ROM expansion for other languages
GRAPHICS	Expandable from 16k to 32k 12k Programmable Character Generator or 262 x 44 pixels 80x24 graphics
KEYBOARD	Can use serial keyboard instead of the internal Microbee 256 TC keyboard
DRIVE	Second 3.5 inch, double sided double density, 800k drive can be added
SERIAL	True RS232 serial can be added via socket or swings
EXPANSION	Internal 50 way Z80 bus fully buffered available for external testing and further expansion Internal, 40 way for hard disk interface which can be used with internal 3.5 inch drives
SOUND	Internal circuit can use either the HC548 transistor or the LM386 op amp Also socket available for the TI SN76489AN sound generator

Technical Description

Technical Description

2 Technical Description

This chapter details the theory behind the operation of the Microbee 256 TC's hardware

2.1 The CPU

The Z80 CPU is an NMOS device and so is only capable of supplying one TTL load per output. The buffering of its outputs increases its current drive capabilities and gives a better noise margin. The Z80 CPU, U16, transmits and receives all data via bidirectional data lines, designated D0 through D7. D0 is the Least Significant Bit (LSB) of the data. The data lines are buffered by U37, a 74HCT245 octal bus transceiver.

Pin 1 of U37 controls the direction of data flow through the device. This pin is set high when either a READ cycle is indicated by the CPU's ZRD* signal, or when the ZIORQ* and ZM1* signals are concurrently active, indicating an interrupt acknowledge read from a device (such as the PIO).

Pin 19 either enables (low) or disables (high) U37. When disabled, all outputs are tristate (high impedance). Thus, the CPU data lines are isolated from the external data bus.

U37 will be disabled for one of two reasons. The first is when an external device tries to gain direct access to the 256 TC internal buses by asserting the BUSREQ* signal. When the Z80 detects that this signal is low, it completes the current bus cycle and responds with the ZBUSAK* signal. This line is used to disable processor control of the data bus, address bus and all control signals. It is inverted by one gate of U7 and used to disable the address and control buffers (U15, U17 & U27). This inverted line is then inverted again to give a buffered BUSAK* signal to external devices and drive pin 5 of U6, which disables the data bus buffer U37 when BUSAK* is low.

The other occasion that U37 is disabled is in order to perform the power-on reset or keyboard reset. This reset function is mainly performed by one half of U95, a 74HC74 dual D flip-flop. This flip flop is reset

Technical Description

using pin 13 whenever the processor is reset. When this flip-flop is reset, the Q output, pin 9, goes low, and therefore disables U37 via one gate of U6.

On the processor side of the U37 buffers are pull down resistors in resistor SIP RP1, forcing the CPU data lines low whenever the buffers are disabled. Thus, the processor is forced to execute the instruction code 00h (a 'NOP'). 'NOP' is the NO Operation instruction for the Z80 that does as the name suggests, nothing. The Z80 accordingly increments through its addresses, starting at address 0000h and executing NOPs until it reaches the desired ROM address. This address is determined by U39 and the signals VIDEO-S and ROM S.

The active low signal (RCS) is gated with MREQ* by U40 and then goes to the SET input pin 10 of U95. The Q output on pin 9 is now high, enabling U37 and the first byte of the ROM appears at the CPU. Normal CPU execution continues from this point. Thus, the 256 TC avoids the need for having ROM at address 0000h.

The reset circuitry also serves the purpose of protecting the RAM from spurious writes which the Z80 tends to do when resetting. This is achieved by gating the WR* line through U32 so that writing is disallowed as soon as the reset is applied and up until the ROM is found.

The Z80 address bus is buffered by two 74HCT541 octal buffer chips, U15 and U27. These chips are disabled by taking pins 1 and 19 high, as is done when the Z80 grants bus access to an external device by asserting the BUSAK* output.

The various control lines that the Z80 asserts are buffered by a third 74HCT541, U17. These are also disabled when the Z80 acknowledges an external bus request by using the BUSAK* line.

Technical Description

2.2 Clock circuitry

The 256 TC's crystal oscillator provides all the timing for both the VDU and CPU

A crystal oscillator is formed using inverters in a '4LS04 package' U4 with a further inverter gate that is used to 'square up' the signal. Buffered output at the 13.5 MHz crystal frequency appears at pin 12 or Q4

The 13.5MHz clock is fed to U5 and U3, the output of the U3 gate is fed to pin 2 of U14 (HC161) where it is divided by 4 to provide a clock frequency of 3.375MHz. Additional outputs of U14 are 6.75MHz on pin 14 and 1.68MHz on pin 12

The clock circuit includes three latch circuits U5 and half of U82. These are used to latch various combinations of the seven clock frequencies generated in the clock circuitry. These latches are latched by using port 9 and address lines 8 and 9. There are three combinations in all and they are

80 column	LD	a.0	or	POWER ON and RESET
	IN	a.(9)		

40 column	LD	a.1		
	IN	a.(9)		

Signal	IC Pin	80 col	40 col	J82 SET
Dot Clock	U3 6	13.5MHz	6.75MHz	13.5MHz
CD Clock	U3 3	13.5MHz	6.75MHz	13.5MHz
CCLK *	U4 6	1.68MHz	84MHz	1.68MHz
CCLK	U14 12	1.68MHz	84MHz	1.68MHz
LOAD	U8 6	1.68MHz	84MHz	1.68MHz
CO1	U14 13	3.375MHz	1.68MHz	3.375MHz
3.375MHz	U3 8	3.375MHz	3.375MHz	6.75MHz
(CPU)				

The CPU clock 3.375MHz or 6.75MHz feeds the Z80 CPU on pin 6, the Z80 PIO on pin 25, and pin 12 of connector X12

Technical Description

The character clock CCLK, used by the 6545 CRTG (U1001) and generated by U14 appears on pin 12 and is the master frequency divided by 8. The synchronous load pulse LOAD, used to load the video shift register J4 (74HC166 with dot information), is generated by NORing the outputs of pins 12, 13 and 14 of U14 using one gate of U8 (74HC10).

2.3 I/O circuitry

The Z80 microprocessor is capable of addressing a total of 256 input/output ports. Not all of these are used. U88 and U46 decode address lines 0-4 and M₁ (machine cycle 1) to give various port selects, which are used to drive the chip selects on the RTC chip (U104), the 6545 VDU controller, the LV DAT bus (see section on the VDU for details), etc.

U64 latches data for the LV DAT bus, and U65 (a tri state buffer) allows it to be read by the CPU.

U1, the PIO, is a Z80 family device which implements 16 bits of fully independent input or output. As a Z80 family device, the PIO's configuration is fully programmable by the CPU and this feature has been used to generate the RS232 serial interface, the cassette interface, sound generation and the 8 bit programmable I/O port. All the port A signals of the PIO are taken directly to a DB15 socket, X1. While individual bits of port B are used for cassette interface, RS232 interface, keyboard control and networking.

Most of the Z80 CPU bus signals are used by the PIO to control detection of data, interrupts, etc. The PIO requires only two address lines to decode the four internal control ports. The chip select signal (active low) from pin 13 of U88 is applied to pin 4 of the PIO. The 'interrupt enable in' IEI line of the PIO is tied high and as such, it becomes the highest priority interrupting device in the 256 TC.

Port A is suited to any kind of 8 bit I/O. It is commonly used as a parallel printer port, but may be used, for instance, to interface an external keyboard. This port plays an important role in providing the interface to the Microbase Star Network.

Technical Description

Either of the ports on a Z80 PIO may be programmed to operate in what is known as 'BIT mode'. In this mode each bit of the port is programmable as either an input or an output. This flexibility has been put to great use in the 256 TC, with port B of the PIO on the motherboard configured to provide both cassette and RS232 I/O ports.

The music chip (U24) is driven from the Z80 data bus whilst its chip select is driven from pin 11 of U88. RV1 provides volume control for the speaker output and RV2 reduces the level of the 'bit bashed tone' output of the PIO so that it suits the music chip. The 'bit-bashed tones' output of the PIO is connected directly to the op amp if the music chip is not fitted. In the standard 256 TC the op amp (U44) is replaced by a BC547 transistor Q2.

With respect to the RS232C standard Australian standard V24/V28, the 256 TC is configured as data terminal equipment, which allows standard connection to modem devices. The 256 TC does not, however, fully implement the RS232C standard. The 256 TC does not support all standard signals, nor does it provide a negative voltage swing on output. In general, this does not provide a problem with most RS232 equipment.

A negative voltage swing is available by fitting U13 (751701) and U25 (7660), and a few additional passive components see circuit diagram A for values.

The RS232 data transmit signal (pin 2 of X2) is driven by gates of U4 and J102. R16 protects the output line from damage due to an external short circuit. If U13 is fitted, R16 must be removed.

The RS232 receive data line (pin 3 of X2) takes RS232 signals over a wide voltage range (-12V to +12V). The resistor and diode networks (D5, D6, etc) limit the voltages (0V-5V range) being fed to pin 31 (bit 4) of the PIO. If J13 is fitted R14, R15, D5 and D6 are not needed and link 1 has to be connected.

The Clear To Send (CTS) and Clock (CLK) inputs from the RS232 port pin 5) are voltage converted in a similar manner to the receive data line.

Technical Description

The cassette interface of the 256 TC is software driven, a major advantage in realising far greater reliability than is often obtainable using hardware designs. This is because the interface software can actually 'track' the data coming in on a 'bit-by-bit' basis and can therefore cope with much greater speed irregularities between tape recorders.

The cassette data output consists merely of an RC network which accepts a signal from U61 (pin 28 of the PIO). The signal is attenuated and then decoupled prior to sending it to the cassette recorder's 'aux' input. This signal appears on pin 3 of the 5 pin DIN socket. Microphone inputs may be used if the .k5 .R20 resistor is decreased in value (approx 680R).

The cassette data input circuit is slightly more complicated. The input (pin 5 of the DIN socket) passes first to an attenuator/decoupler. Following this is an op-amp (U105) to allow a wide range of input levels to be squared up before the signal is passed to pin 27 of the PIO (DB0). The two diodes across the inverting and non-inverting inputs to the op-amp clip any input signals greater than the diodes forward voltage in either direction. Two capacitors are required by the CMOS op-amp for pre-compensation.

2.4 The Keyboard

The keyboard is scanned by U60 and the output of U60 is controlled by U61 and U71. The keyboard can be used in one of two ways. It can be programmed to generate interrupts when a key is pressed or it can be polled and read when required.

The keyboard uses two software ports, port 2 bit 1 and port 18h, 8 parallel bits.

When a key is pressed, pin 7 of U60 changes state and sets a flip flop using two gates of U71. Pin 13 of U71 connects to bit 1, port B of the PIO (U1). When this pin goes high it indicates a key has been pressed and it will remain high until a read from port 18h is made. When bit 1 goes high, and bit 1 is programmed to generate an interrupt, the keyboard can be read by the interrupt routine. In polled mode you wait for bit 1 of port 2 to go high and then do an IN routine from port 18h to get the data.

Technical Description

When an IN port 18h is made, enabling U61 and putting the data from U60 onto the Data Bus, the flip flop, using U71, is reset. U71 pin 1 goes high and tells U60, via pin 38, that the data has been read.

U60 also has a keyboard buffer which can store up to nine down key strokes. The 3870 (U60) generates two lots of data for each key pressed. When a key is pressed a code is generated with bit 7 set and when the key is released the same code is generated with bit 7 reset (see the following tables for the key codes).

For software programming of the keyboard, see chapter 4 of this manual.

2.4.1 External keyboard

With an external keyboard fitted, U60 is not used. RP4 must be fitted and D8 must replace D13. Data from the external keyboard is read in serial format via X15 (pin 11) to Port 2 bit 1.

Port 58h and data lines 1, 2 & 3 are used as control lines for the serial keyboard and port 2 bit 8 is the input data port. U68 is used to latch the control data lines.

RP4 is used to hold all data lines high when port 18h is read and returns FFh (code not generated by U60). indicating there is no internal keyboard fitted. This then allows the software to use port 58h to find the external keyboard.

Technical Description

2.4 ■ Keyboard code tables

ASCII	DOWN HEX	DECIMAL	UP HEX	DECIMAL
F1	80	128	00	0
ESC	81	129	01	1
TAB	82	130	02	2
BRK	83	131	03	3
	84	132	04	4
0 (num)	85	133	05	5
DECIMAL	86	134	06	6
SPACE	87	135	07	7
F2	88	136	08	8
1 - !	89	137	09	9
Q	8A	138	0A	+0
A	8B	139	0B	11
	8C	140	0C	12
CAPS	8D	141	0D	13
LF	8E	142	0E	14
INS	8F	143	0F	15
F3	90	144	10	16
2 - @	91	145	11	17
W	92	146	12	18
	93	147	13	19
ADD	94	148	14	20
2 (num)	95	149	15	21
3 (num)	96	150	16	22
Z	97	151	17	23
F4	98	152	18	24
3 - #	99	153	19	25
E	9A	154	1A	26
D	9B	155	1B	27
SUBTRACT	9C	156	1C	28
5 (num)	9D	157	1D	29
6 (num)	9E	158	1E	30
X	9F	159	1F	31
P5	A0	160	20	32
4 - \$	A1	161	21	33
R	A2	162	22	34
F	A3	163	23	35
MULTIPLY	A4	164	24	36
8 (num)	A5	165	25	37
9 (num)	A6	166	26	38
C	A7	167	27	39
F6	A8	168	28	40
5 - %	A9	169	29	41
T	AA	170	2A	42
G	AB	171	2B	43
7 (num)	AC	172	2C	44
1 (num)	AD	173	2D	45
4 (num)	AE	174	2E	46
V	AF	175	2F	47
F7	B0	176	30	48

Technical Description

ASCII		DOWN HEX	DECIMAL		UP HEX	DECIMAL
6 - ^		B1	177		31	49
Y		B2	178		32	50
H		B3	179		33	51
DIVIDE		B4	180		34	52
DOWN ARROW		B5	181		35	53
RIGHT ARROW		B6	182		36	54
B		B7	183		37	55
F8		B8	184		38	56
7 - &		B9	185		39	57
U		BA	186		3A	58
J		BB	187		3B	59
		BC	188		3C	60
LEFT ARROW		BD	189		3D	61
		BE	190		3E	62
N		BF	191		3F	63
F9		C0	192		40	64
8 - *		C1	193		41	65
I		C2	194		42	66
K		C3	195		43	67
		C4	196		44	68
		C5	197		45	69
UP ARROW		C6	198		46	70
M		C7	199		47	71
F10		C8	200		48	72
9 - (C9	201		49	73
O		CA	202		4A	74
L		CB	203		4B	75
		CC	204		4C	76
BACK SPACE		CD	205		4D	77
CR		CE	206		4E	78
,	- <	CF	207		4F	79
F11		D0	208		50	80
0 -)		D1	209		51	81
P		D2	210		52	82
;	- :	D3	211		53	83
DEL		D4	212		54	84
' - ~		D5	213		55	85
\ -		D6	214		56	86
> - .		D7	215		57	87
F12		D8	216		58	88
- -		D9	217		59	89
[- {		DA	218		5A	90
' - "		DB	219		5B	91
		DC	220		5C	92
= - +		DD	221		5D	93
] - }		DE	222		5E	94
/ - ?		DF	223		5F	95
SHIFT		E7	231		67	103
CONTROL		EF	239		6F	111
ALT	.	F7	247		77	119

Technical Description

2.4.3. Keyboard codes grouped.

FUNCTION.	DOWN	UP	ALPHA.	DOWN	UP
F1	80	00	K	C3	43
F2	88	08	L	CB	4B
F3	90	10	M	C7	47
F4	98	18	N	BF	3F
F5	A0	20	O	CA	4A
F6	A8	28	P	D2	52
F7	B0	30	Q	8A	0A
F8	B8	38	R	A2	22
F9	C0	40	S	93	13
F10	C8	48	T	AA	2A
F11	D0	50	U	BA	3A
F12	D8	58	V	AF	2F
CONTROL.			W	92	12
ESC	81	01	X	9F	1F
TAB	82	02	Y	B2	32
BRK	83	03	Z	97	17
SPACE	87	07	NUMERIC PAD.		
CAPS LOCK	8D	0D	0	85	05
LF	8E	0E	1	AD	2D
INS	8F	0F	2	95	15
BACK SPACE	CD	4D	3	96	16
CR	CE	4E	4	AE	2E
DEL	D4	54	5	9D	1D
SHIFT	E7	67	6	9E	1E
CONTROL	EF	6F	7	AC	2C
ALT	F7	77	■	A5	25
NUMERIC.			9	A6	26
0 -)	D1	51	DIVIDE	B4	34
1 - !	89	09	MULTIPLY	A4	24
2 - @	91	11	SUBTRACT	9C	1C
3 - #	99	19	ADD	94	14
4 - \$	A1	21	DECIMAL	86	06
5 - %	A9	29	UP ARROW	C6	46
6 - ^	B1	31	LEFT ARROW	CF	4F
7 - &	B9	39	DOWN ARROW	B5	35
8 - *	C1	41	RIGHT ARROW	B6	36
9 - (C9	49	SPECIAL FUNCTION.		
ALPHA			,	<	4F
A	8B	0B	;	:	53
B	B7	37	\	-	55
C	A7	27	-	>	56
D	9B	1B	.		57
E	9A	1A	[-	59
F	A3	23]	-	5A
G	AB	2B	'	-	5B
H	B3	33	=	-	5D
I	C2	42	1	-	5E
J	BB	3B	/	-	5F

Technical Description

2.4.4. Keyboard matrix

X14 X13	1	2	3	4	5	6	7
1		A					
2			CTRL				
3			SIFTM				
4	F		.	F5	;	0	Fn
5	O	V	T	F6	%	ln	4n
6	H	B	Y	F7	^	N/D	END>
7	J	N	U	F8	&	HOME<	
8	K	M	I	F9	*		T
9	L	<	O	F10	4	BS	P
10	:	>	P	F11	0	-	1
11	;	?	L	F12	=		
12	D	Z	E	F4	;	5n	oT
13	S	Z	W	F3	8	2n	uD
14	A	INS	Q	F2	1	CAPS LOCK	uF
15	BLK	SPACE	TAB	F1	ESC	On	n

n = numeric pad

Technical Description

2 Real time clock circuitry

The HD14681A UI04, is a CMOS device which combines three unique features: a complete 'time of day' clock with alarm and a one hundred year calendar, a programmable periodic interrupt and square-wave generator and 50 bytes of low power static RAM.

J104 is battery backed with a nicad battery so that once the correct time is set it should never have to be adjusted again.

2.5.1 Main clock features

- * Time of day clock and calendar
 - counts seconds, minutes, and hours of the day
 - days of week, date, month, and year
- * - Binary or BCD representation of the time, calendar and alarm
- * - 12 or 24 hour clock with AM and PM in 12 hour mode
- * - Automatic end of month recognition
- * - Automatic leap year compensation
- * - Interfaces with software as 64 RAM locations
 - 14 Bytes of clock and control register
 - 50 bytes of general purpose RAM

2.5.2 RTC memory address map

00h	Seconds .	08h	Month
01h	Seconds alarm	09h	Year
02h	Minutes	0Ah	Register A
03h	Minutes alarm	0Bh	Register B
04h	Hours .^	0Ch	Register C
05h	Hours alarm	0Dh	Register D
06h	Days of the week	0Eh 3Fh	User RAM
07h	Date of month .		

Full programming details can be found either in the Hitachi Semiconductor Data Book, the Microcomputer manual 8MC6816 EM or the Motorola 8-bit Microprocessor manual.

Technical Description

6 The VDU circuitry

The 256 TC's Visual Display Unit (VDU) is memory mapped. A character displayed is 8 bits wide by up to 16 scan lines. Characters are generated from two ROMs. The first is the masked font ROM U531. This ROM contains the two standard character sets, one being used in the 64 character by 16 line mode (a character cell of 8 bits by 16 scan lines) while the other is used in 80 character by 24 line mode (8 bits by 11 scan lines). The display is not restricted to these display formats, as will be seen later.

The second source of character dot information is the Reprogrammable Character Generator (PCG) RAM. This allows selection of a pre programmed character from a 256 character set. The most significant bit (bit 7 of the ASCII character value contained in the screen character memory)

The VDU logic is based around a 6545 Catnode Ray Tube Controller (CRTC). The CRT controller consists of a linear address counter and cursor logic. The 6545 also has a light pen capture register connected to pin 1 of X2 and control circuitry for interface to the screen buffer (a 6809 T1) and DDH, port 0Ch is the 6545 'address' port while port 0Dh is the 'data' port.

All timing for the CRTC is derived from the clock input on pin 21. This is the character rate clock CCLK* and is generated by dividing the 13.5MHz master clock by 8, the dot width of a character. The character clock of 1.6875MHz is generated by U14, a 74LS461 binary synchronous counter. This clock is used by the 6545 horizontal and vertical counters to generate the display enable (DISPEN), horizontal sync (HSYNC), vertical sync (VSYNC) and scan line signals RA0 RA4. The initial values of these counters are fully programmable to allow for different screen formats.

Techno Care Design & Co

The 256 TC can be fitted with up to 32x 16Kbytes of RAM (either generator) RAM cache. The number of text characters is 8K. The screen size is 160x100 pixels. The maximum value of the character cells is 16x16 pixels. The screen has 8K of attribute RAM.

The memory address bits are mapped onto 16K RAM blocks. Each 16K RAM block is divided into a 4x4 matrix of 16x16 bit cells. A 16-bit RAM word is used to hold one row of the matrix. The RAM word is selected by a 4-bit RAM address. The RAM address is generated from the memory address bits and a 4-bit offset which is implemented as a 4-bit register. The RAM word is then mapped to a 64x64 pixel resolution using a 6-bit B&W to 64x64 pixel resolution mapping.

P. insert 3 w/ states .rt. , r. left e. a. t.
t.e. .rt. a. ws .r. and .rt. c. ar. os. tree. br.
without screen flicker

The data classes of memory are as follows:
and AP firm like P data is stored in the bridge and
be says to means of the state buffers of the
and so on. This allows the CPU to both read and write
to and from these RAMs. The chip set is
screen and attribute RAMs are in eighty
and are said to be wall to a system bus
accesses the RAMs.

output from the code. By default, it will output 4 rates (0.05, 0.1, 0.2, 0.5) for each of the four models. The output is a list of four matrices, one for each model. Each matrix has three columns: the first column contains the estimated rates, the second column contains the standard errors, and the third column contains the 95% confidence interval.

Output from the L, ROM and ROM A 4 is fed
shift register A and then used to control a
selection at U91

MS2 is a PAI program written in BASIC and takes care of all of the work associated with the collection of calls. The flow of address information is such that the user is perhaps better able to comprehend.

Technical Description

The character row count from U100 is shown on the main circuit as the RA BUS. This cycles through the various parts of each character as they are to be sent to the shift register for display.

This is combined with the particular character's ASCII code from the screen RAM and the character set select from the attribute RAM. The MSB (most significant bit) of each character in the screen RAM determines whether a programmable character or a ROM character is to be used.

On the other side of the diagram, the CPU address bus is combined with the LV DAT bus, which originates from U64 (circuit A main circuit). The LV BUS allows the CPU to select which chip/bank of the PCG RAM it is going to read from or write to. There is also a bit of the DAT bus called LV7 which is used by the software writer for the Premium Microbee to turn on the chip bank select of the PCG. This means that the 256 TC can run older software without modification.

At 16 bit buses are fed to a set of data selectors (U2, U83, U74 and U75) which determine whether the CPU or the video circuitry has access. The switching is controlled by U82.

The resulting address bus, called the PC BUS, is fed to the address inputs of the PCG RAM and character ROM. The LV7 signal is used to enable the chip bank selects.

The top bit of the data from the screen RAM is taken off the PC BUS and used to select whether the RAM or ROM characters are used. Address lines to the colour, screen and attribute RAM have a similar arrangement. Character select information from U100 (called the MA BUS) is fed into data selectors U86 U111 and U49 which select either the MA BUS or the A BUS. The CPU address bus and LV DAT bus. The selected bus is used to feed the address inputs of the colour screen and attribute RAM.

Technical Description

4 The Memory circuitry

The 256 TC uses eight 4156 dynamic RAMs. These are 256k by 1 bit RAMs (i.e. eight are required to supply the 8 data bits needed per byte).

The addressing of the RAMs is critical to the operation of the board, but its timing can be assumed to be correct if RAS and CAS can be observed at appropriate pins. Please note that the Data lines often in the tri state mode and will appear to float.

The 17 bit address bus is multiplexed via three address multiplexers U29, U30 and U31 and is presented nine bits at a time to the RAM. The nine ROM address lines to the RAM are strobed with the RAS while CAS strobes the nine column address lines (refer to the data book for RAS and CAS timing requirements).

The PAL 40521 generates the RAS and CAS signals and one gate of U43 generates the MUX changeover delay.

At power on the 256 TC behaves a little differently from other Microbees. The data bus is disabled until the address of the ROM (i.e. U38) is reached at \$000h (figure 2.1). The data bus is then enabled and code from the ROM executed. This code will first check for the presence of a disk controller and a disk in the disk drive. If no disk can be found then the presence of connection to a Microbee Star network is checked. If the 256 TC cannot detect connection to a network, it will continue to execute code from the ROM, the Kernel main menu being displayed on the screen as a result.

If a disk is found or if <F1> or <F2> is pressed from the Kernel main menu, the Kernel will attempt to detect the presence of either a disk in the disk drive or connection to a Star network control being referred to the Kernel. If neither cannot be detected. If detection is successful then the CPU copies an image of either the disk boot code or the network boot code into RAM at \$000h (figure 2.1). Control is then passed to a small routine loaded into the PCG RAM which then switches the RAM from \$000h to \$000h, so that the image of the ROM just produced is located at \$000h. Control is then passed to the ROM image at \$000h (figure 2.1).

Technical Description




Fig 2.4 The 256 TC at power up memory map

This moving of the ROM image is another feature of the DRAM section. The PAL U79, has a 5 bit latch labelled S0 - S5, at port 50h. The outputs of the latch determine where each bank of memory is located in the memory map.

Many different combinations of memory can be selected, however, it must be remembered when switching blocks that the scratch areas of memory do not move with the selected blocks. This makes the movement of blocks to enable data storage somewhat difficult and with Basic, virtually impossible. Memory block selection and movement is discussed further in chapter 7.

Technical Description

2-8 Disk controller circuitry

The following table shows briefly the functions of each of the parts in the controller set.

Integrated Circuit	Function
Q34 742793	The disk controller
U96 74RC175	Produces side select
U50 74H0123	Drive select decoder

There are three broad categories for communication between the computer and the disk drive

- 1) reading from disk
- 2) writing to disk
- 3) mechanical information

to the drive: a) motor starting/stopping
b) head loading
c) head stepping
d) direction of head stepping

from the drive: e) write protect signal
f) index pulse
g) track # detector
h) ready signal (not used)

Before any reading or writing occurs the microprogram must be loaded with the desired program. This is done by first loading the microprogram into the memory and then setting the appropriate control signals. This microprogram must be stored in the ROM at address 1000 hex. It is then loaded into the F0143 integrated circuit (FB2793).

The register select lines are A0 and A1 pins 5 & 6 of the F0143. These will be set to the appropriate logic levels on RE* and WE*. This is a 2 stage process. First F0143 must be set to the appropriate address. Then F0143 must be told to write to the appropriate registers. The A0 & A1 RE* signals initiate the data transfer.

Technical Description

When reading or writing, the FD2793 first reads the track and sector details until the matching track sector is found coupled with appropriate head stepping instructions, etc.) Then, providing the signals WG* and RE* or the RE* are correctly set, reading or writing may occur.

2.8.1. Reading data

The raw data pulses from the disk drive enter the FD2793 at pin 27. On the input side of the FD2793, when the RE* goes low, valid read data is output to the 256 TC no more than 350nS later. When the RE* goes high, valid read data is finished between 50nS and 150nS later.

2.8.2. Writing Data

This requires that the Write gate WG1 to the disk drive should rise before the write data WD, out of pin 30 of the FD2793, by a maximum of 8us. The write data exits the FD2793 at pin 31 and then travels to the disk.

Technical Description

2.9 The Power supply

The 256 TC power supply is based around a special high current switching regulator, the L296. This power supply has the following features:

- +5.1 volts output
- 4 amps output current
- Overvoltage output protection
- Overcurrent shortcircuit protection

The power supply board is fitted to the disk drive support bracket, underneath the keyboard. It is connected to the main PCB with four wires via connector X6.

The input voltage to the L296 can vary over a wide range, the limit input voltage on the 256 TC being limited to the voltage level required for the RS232 circuit. The RS232 circuitry on the 256 TC operates on the input supply. This must not be greater than 15 volts.

The supply voltage passes through a 4 amp fuse before it reaches pin 3 of the L296. The fuse is blown if the output voltage exceeds 5.1 volts. If the output voltage rises above 5.1 volts, the voltage sense pin turns on the SCR which shorts the input voltage to ground, causing the fuse to blow.

If you ever find the fuse blown don't just replace it and power up again. Check the power supply on a separate DUMMY LOAD CIRCUIT. DO NOT USE THE MAIN BOARD. Short the fuse and measure the output voltage. If it is greater than 5.1 volts then check the few passive components around the L296. If these are OK then try a new L296.

If the output voltage is shorted to ground, the L296 will shut down. Removing the short will allow the output to return to normal. Further information on the L296 regulator can be found in SGS power supply data books.

Waveforms

Waveforms

3. Waveforms.


This chapter provides you with waveforms for important clock, data and video signals on a properly functioning 256 TC.

On these photographs, 0 volts is set to the second division, with the 256 TC powered up and the Kernel main menu displayed.

3.1. Dot clock.

Location - U3 pin 6


Time/Div - .1us.
Volt/Div - 1v/cm



3.2. CCLK*.

Location - U4 pin 6

Time/Div - .1us.
Volt/Div - 1v/cm




Waveforms

3.3. Load.

Location - U8 pin 6


Time/Div - .2us.
Volt/Div - 1v/cm



3.4. CO1.

Location - U14 pin13


Time/Div - .1us.
Volt/Div - 1v/cm



3.5. CPU clock.

Location - U3 pin 8

Time/Div - .1us.
Volt/Div - 1v/cm




Waveforms

3.6. Power supply.

Location - L296
regulator
output.


Time/Div - 5us.
Volt/Div - 2v/cm



3.7. Disk controller - CV1.

Location - CV1 Adj.


Time/Div - 1us.
Volt/Div - 1v/cm



3.8. Disk controller - RV1.

Location - RV1

Time/Div - 1us.
Volt/Div - 1v/cm




Waveforms

3.9. Disk controller - RV2.

Location - RV2


Time/Div - 1us.
Volt/Div - 1v/cm



3.10. Disk controller - 2793.

Location U34 pin 24

Time/Div - .5us.
Volt/Div - 1v/cm



3.11. Composite video.

Location - Q3 (base)

Time/Div - 20us.
Volt/Div - 1v/cm



System
Programming

System Programming

4 System Programming

This chapter details some the changes and revisions that have been made to the operating system supplied with the 256 TC

4.1 The Kernel

In most cases, the Kernel will be bypassed or ignored as the 256 TC will access software from its internal drive 99% of the time. However the Kernel does perform a check upon bootup and power up. It checks to see if there is a floppy disk controller or a hard disk in the drive. If any one of these is not available, the main menu will appear.

You will be greeted and informed of your last power up time - this is the time your machine was last switched on.

Four icons appearing in the middle of the screen invite you to select one of four functions which are available. Each function is selected using a function key:

- F1 Boot disk from drive A
- F2 Boot p star net system
- F3 Set the system time
- F4 Perform Self Test

Secondary functions are also available in this main menu. They are:

- <CTRL ALT-DEL> - Perform a warm boot
- <SHIFT F1> - Boot disk from drive B, and from then on, physical drive B will be drive A and physical drive A will be drive B. i.e., drive codes swapped
- <^ R. S. Y> - Jump into the system monitor

4.1.1 Boot disk from Drive A:

When the <F1> key is pressed, the boot indicator will flash and 5 attempts will be made to look for a disk in drive A.

If all these attempts fail, 3 short beeps will follow and a DISK READ ERROR warning will be displayed with the disk icon still flashing. You will have a choice of either exiting to the main menu or re-attempting to boot the disk.

If you choose to exit to the main menu, press the <F2> key. If you wish to re-attempt to boot the disk the <F1> key should be pressed again the next time it is repeated.

If, however, a disk is found, control is passed onto a disk boot image. Upon receipt of control the screen is re-programmed in 64x16 mode and a block cursor will appear in the top left corner of the screen. Attempts to boot the disk will be made and if successful, the familiar Shell based CP/M operating system will greet you. If, however, the attempts were unsuccessful, the system will keep retrying and, in some cases, the system will 'hang'. Regrettably, the only way to exit from this situation is to press the RESET button located on the back panel.

4.1.2 Network

The <F2> key will immediately put the 256 TC in StarNet mode and, if connected to an active Server, the system should boot up quite happily and run any program.

Please remember that if you have a program that uses the hardware to scan the keyboard, such as games they will not run until the software is updated to scan the new keyboard.

System Programming

4.1 Set Time

To set the time press the <F3> key from the main menu and the Set Time menu will appear. You should see several fields which form the time and date. Please note that in this mode the time will not be updated. A flashing block cursor should also appear on the adjustment fields.

You can move the cursor into any fields and directly manipulate the fields from the keyboard. Use the right and left cursor keys to move the cursor to the field you want.

The time is based on a 24 hr clock although the system clock operates on a 12 hour cycle. Simply adjust the time and set it. The field is laid out in a hh mm ss fashion where

```
hh = hour (0-23)  
mm = minute (0-59).  
ss = second (0-59)
```

The date is can also be adjusted in the same manner as the time, however it does not check for validity of the dates and may set the clock even if such as date is not available e.g., 30th February 87. The field is laid out in a dd mm yy fashion where

```
dd = date (1-31)  
mm = month (1-12)  
yy = year (00-99)
```

To set the time according to the parameters in the fields, press the <F5> key or <F1> to abort the operations completely and return to the main menu.

4.1.4 Self Test

The system Self Test is fairly straight forward. It simply does a self test of the computer's main operations and gives a visual status report either with a TICK or a CROSS for pass or failure. If a failure is reported, the number of cycles which it has passed through the self test is reported alongside the CROSS.

4.1.4.1. Keyboard test

Press the key corresponding to that which appears on the screen. If you press the wrong key, a beep will follow and more beeps will follow until you press the correct key. If a key is faulty however, you will never be able to get to the next key. In this case press the <ESC> key and unless the <ESC> key is the one that is faulty, the self test will continue on.

You can press the <ESC> key at any time to abort the keyboard test and continue on with the other tests or press the <BRK> key to bypass the self test completely.

4.1.4.2 Parallel Printer test

This test simply prints out:

Microbee 256 TC Parallel Printer Test

on the first run and just checks for the parallel printer or e.o., subsequent iteration. If the port is not selected, the test will fail.

4.1.4.3. Serial Port test

An RS232 mini tester should be connected to the serial port with these pins connected to pass the test:

2 3
4 24 or 20

System Programming

To abort the Self Test, press <F2> and wait for the current test to be completed. If you want to re-run all the tests, press <ESC> again. To return to the main menu, press the <BK> key.

4.1.5 Kernel function calls

The Kernel has provided emulations of BIOS calls 1B for programmers writing software for StarNet student stations. These functions are located in memory at a location defined by value of **EFFAh**.

Jump Vector	Description
Scan in	Keyboard Scan In routine. Returns 0 with keycode in A or NZ when no key is pressed
Is_closen	Emulates extended BIOS call 15
Pkey Set	Emulates extended BIOS call 16 Buffer can contain up to 256 bytes
Pkey Read	Emulates extended BIOS call 17 Buffer can contain up to 256 bytes
Ext key	Emulates extended BIOS call 18

System Programming

4.1.6. Machine code monitor commands

The machine code monitor is entered by pressing <CTRL ALT-M> from the Kernel's main menu. The following control keys have been implemented:

```
<CTRL E> - reverse cursor 16 bytes  
<CTRL X> - forward cursor 16 bytes  
<CTRL S> - reverse cursor 1 byte  
<TF D> - forward cursor 1 byte  
<CTRL P> or  
<SHIFT> UP arrow - reverse cursor 16*4 bytes  
<CTRL J> or  
<SHIFT> DOWN arrow - forward 16*4 bytes  
<CTRL T> - toggles between text and hex write mode  
<ESC> - return control to command line
```

4.1.6.1. A xx - Alter memory at address

Allows hand alteration of memory. The byte changed is indicated by the position of the cursor.

4.1.6.2. B xx - Boot a disk

Boots the disk from drive xx (currently only 0 and 1).

4.1.6.3. C aaaa bbbb llll - Compare memory

Compares two llll bytes long blocks starting at aaaa and bbbb.

System Programmer,

4 5 4. E xxxx - Examine memory

Command is similar to A command except that <M> key needs to be pressed to invoke MODIFY mode

4 1 6 5. F ssss ffff xx - Fill memory

Fill block of memory from ssss to ffff with xx. If xx is not specified, the block of memory will be filled with 00

4 1 6 6. G aaaa - Goto address

Execute a machine code routine at memory address aaaa

4 1 6 7. I aa - Input from port

Input a byte from port AA, and display it on the screen

4 1 6 8. M ssss dddd llll - Move memory

Move llll bytes from the ssss source address, to the dddd destination address

4 1 6 9. N - Network

Jump to the network routines, auto boot into the StarNet system

4 6 10. O aa bb - Output to port

Output byte bb, to port address aa

System Programming

4 1 6 11 P Clear screen

Clear the screen

4 1 6 12 S ssss ffff aa bb cc Search for memory

Search the block of memory between ssss aa .. ffff
for the sequences of up to six bytes (aa bb cc)

4 1 6 13 XR ttss dddd llll - Read from A drive
A=6401 B=6600

Read llll bytes from the A drive into memory at
address dddd ,no sector skewing) ttss, track and
sector addresses

4 1 6 14 XW ttss dddd llll + Write to A drive

Similar to XR except this function write instead
of reads

4 1 6 15. YR ttss dddd llll Read from B: drive

Similar to XR except this function performs a
read from drive B

4 1 6 16 YW ttss dddd llll Write to B: drive

Similar to XW except this function performs a
write to drive B

4 1 6 17. Z Execute code

Execute program at location 0000h

System Programming

4.2 BIOS calls

The 256 TC BIOS has all the standard CP/M-80 BIOS function calls implemented. In this section we will present a brief summary of each. For further details, see 'Inside CP/M' by David E. Cortesi CBS College Publishing, 1982.

Details on standard CP/M-80 BIOS calls can also be found in 'Inside CP/M'. Calling BIOS functions can be made easier by inserting the following macro at the start of your program and using to perform call the functions

```
BIOS call MACRO: function
    .ad bl,1)           ,read the BIOS start
    .psr do
    .ad de,$function   ,get to the entry point
    adh hl de
    .de
    .rc 1x,$+7           ,return address
    .pus .w
    p    h+
    .end
```

This allows BIOS functions to be called simply by using the label BIOS CALL and specifying the call number i.e., BIOS CALL 3 will call BIOS func

Please note that these function calls were originally intended to be implemented on CP/M systems that used Serial terminals and as such, some of the calls are either unnecessary or made redundant by the XBIOS calls.

The following program demonstrates the use of this macro by implementing a glass typewriter. Any characters you type at the keyboard will be echoed to the screen. You may press <CTRL-C> to exit the program and it is presented in M80 format.

System Programming

```
TV typewriter program
C) 1987 Microbee Systems Ltd

aseg
z80
org      100h

Bios call MACRO function
ld    hl $1           read the BIOS start
push de
ld    de 3*function ,get to the entry point
add   hl de
pop   de
ld    ix,$+7           ,return address
push  ix
jp    ($1
ENDM

loop
, get a key from the keyboard
bios call 2

,check for CTRL C
cp    'C' -64
jp    z,0               NOT

,display the character on the console
ld    e a
bios call 3
jr    loop

EN.
```

4.2.1. Function 0 - Warm boot CP/M

This function causes the calling program to be terminated and CP/M re initialised (warm booted). If a \$SS SUB file exists on the logged drive then the next command will be read from it.

4.2.2 Function 1 : Check console status

This call causes the BIOS to check the status of the keyboard. If a non-zero value is placed into the A register then the key has been pressed and a character is ready to be read. A zero value will be returned if no character is ready to be read.

System Programming

4 2 3. Function 2 - Read from the keyboard

This call causes the BIOS to read a character from the keyboard. The ASCII value of the key is placed into the A register and the calling program will be suspended until the key has been read.

4 2 4 Function 3 - Send to the screen

Function 3 is used to send a character to the screen. The character to be sent must be placed into the C register before calling the function and the calling program will be suspended until the character is displayed.

4 2 5 Function 4 - Send to the list device

This function causes the ASCII equivalent of the value in the C register to be sent to the list device. The calling program is suspended until transmission is complete. The list device is normally the parallel port.

REGISTERS: B1 = T C

4 2 6 Function 5 - Send to the punch device

This function causes the ASCII equivalent of the value in the C register to be sent to the punch device. The calling program is suspended until transmission is complete. The punch device is normally the serial port.

REGISTERS: Bit 7 CC

4 2 7 Function 6 - Read from reader device

This function returns a character from the reader device into the A register. The calling program is suspended until the character has been read. The reader is normally the serial port.

System Programming

4.2.8 Function 7 Home the drive head

Function 7 is used to move the heads of the currently selected drive to track 0 of the disk (the outermost track).

4.2.9 Function 8 Select drive

This call takes the drive number in the C register and logs it for any further operations. The value in C must be in the range of 0..15 represented in hex A to F.

4.2.10. Function 9 Move the drive head

This function allows you to move the drive head to any track on the disk. Once called CP/M will read the value in the BC register pair and move the head to that track.

The 256 TC double sided disks use 80 tracks per side, tracks 0-3 being reserved as the CP/M system tracks. On single sided 256 TC disks, 80 tracks are used on side D of the disk, tracks 0 and 1 being reserved as the CP/M system tracks.

4.2.11 Function 10 : Set sector for I/O

Function 10 is used to inform CP/M on which sector of the current track it will perform I/O. On the 256 TC, ten 512 byte sectors are stored per track, numbered 1 to 10. The sector number must be loaded into the BC register pair before calling this function.

4.2.12. Function 11 Set file buffer address

This function sets the value in the BC register pair as the address of the file buffer. The file buffer stores one complete sector .512 bytes.

System Programming

4.2.13. Function 12 - Read a sector

This function will read the sector (512 bytes) specified in D, BIOS call 12, 9 arc 1f and place the data in the DS buffer, the address of which is given to item B1 Bx 5 call 11. If a read was successful, the A zero value is placed into the A register. A non-zero value is returned if an error occurs. The calling program is suspended until either the sector is read or an error is reported.

4.2.14. Function 13 - Write a sector

This function will write the data in the disk buffer (the address of which is defined by BIOS call 12, to the sector specified by BIOS calls 8, 9 and 10. The C register should be loaded with a value indicating the type of data being written.

- 00 - Normal write, pre-read if necessary, defer if convenient
- 01 - Directory write, pre-read if necessary, do not defer
- 02 - Initial write to sector, no pre-read necessary defer if convenient

4.2.15. Function 14 - Poll list device

This function allows polling of the list device. When it is ready to accept a character a non-zero value will be returned in the A register.

4.2.16. Function 15 - Translate sector number

The sector number in the BC register pair is translated by the skew table whose address must appear in the DE register pair. The translated sector number will be returned in the HL register pair.

4.3 Extended BIOS calls

As the 256 TC has no boot ROM permanently mapped to memory, the function otherwise found in ROM have been replaced by equivalents to the BIOS functions. To use the extended BIOS (or XBIOS) function calls, place the function number in the A register and either a DS or ES register (A and DS are mandatory). The M register specifies all the systems boot files. Standard character I/O is also available via the TC calls, otherwise known as 'Subset C' functions.

4.3.1 Function 0 Set CCP

Usage ld a 0
 rst 28h

This function sets the CCP (ZCPR2 command line interface). The file 'CCP.SYS' must be present on the disk. This function has no effect until a BDOS function 0 (warm reset) is executed.

4.3.2 Function 1 Set Shell

Usage ld a 1
 rst 28h

This function sets the Shell. The file 'SHELL.SYS' must be present on the disk. This function has no effect until a BDOS function 0 (warm reset) is executed.

4.3.3 Function 2 Number of drives

Usage ld a,2
 rst 28h

This function returns into the accumulator the number of consecutively connected drives in the system starting with the A drive. This does not include either the M or L drives.

System Programming

4.3.4 Function 3 - M drive fitted

Usage ad a,3
 rst 2ah

The function will return a 1 value into the A register if an M drive is fitted, otherwise a 0 value will be returned

4.3.5 Function 4 - Interrupt vector table base

Usage ad a,4
 rst 28h

This function returns the base address of the interrupt vector table into the HL register. The structure of the vector table is shown below

pica_vect	defw	par int	,p+0 a int vector
piob_vect	defw	int_rtn	,pio b int vector
	defw	0	reserved for future use
	defw	0	reserved for future use
	defw	0	user defined interrupt
	defw	0	user defined interrupt

4.3.6 Function 8 Pointer to command buffer

Usage ar a 4
 rst 28

This function returns a pointer to an internal 128 byte extended command buffer. This buffer is only ever used by the Shell and CCP. The Z flag will be set if successful.

System Programming

4.3.7. Function 6 Purge drive buffer

Usage. ld c,DRIVE_CODE
 ld a, 6
 rst 28h

Will purge all the buffering for the drive indicated by DRIVE_CODE in IR1. The address is an integer, i.e., A drive = 0, B drive = 1, etc.

This function is useful when drives are being accessed directly from software or it is necessary to verify that data has been saved correctly.

The function will only work on a hard drive when the FLUSH FLAG byte (located at BIOS BASE+132h) is set to FFh. It should be reset to 0 after use.

4.3.8. Function 7 Purge directory buffers

Usage ld c,DRIVE_CODE
 ld a, 7
 rst 28h

This allows for the directory buffers to be purged when disk swapping is taking place. The DRIVE CODE is expressed as an integer, (i.e., A drive = 0, B drive = 1, etc.). This function has no effect on a partitioned hard disk.

4.3.9. Function 8 Return floppies

Usage ld a,\$
 rst 28h

This function returns into the accumulator the number of floppy drives connected to the system.

System Programming

4.3.10. Function 9 Resense media

Usage: ld a,9
 rst 28h

Forces the BIOS to re-examine the disk media on the next access

4.3.11. Function 10 Set baud rate

Usage: ld a,BAUD RATE CODE
 + a,10
 rst 28h

This function is used to set the baud rate of the RS232 port. The BAUD RATE CODES are as follows:

0	300 baud
1	600 baud
2	1200 baud
3	2400 baud
4	4800 baud

This function may be used in conjunction with function 11 and 12. Upon exiting the BIOS returns an interrupt status of the RS232 port according to the parameters set by the INIT program.

4.3.12. Function 11 : RS232 receive

Usage: ld a,11
 rst 28h

This function returns a received character in the A register if available and sets the Z flag otherwise so

4.3.13 Function 12 - RS232 send

Usage: ld b CHAR_TO_SEND
 A a,11
 rs 2Bh

Once a character has been loaded into the C register, executing this function will cause it to be sent out the RS232 port

4.3.14 Function 13 - Set error mode

Usage: ld c ERROR_MODE
 ld a,13
 rst 2Bh

This function allows you determine the method by which errors will be detected. If ERROR MODE is equal to 0, then physical disk errors are detected but not passed to the BDOS avoiding BDOS errors. Function 14 can then be used to check after each disk operation that no errors have occurred.

If ERROR MODE is equal to FFh then all disk errors are passed to the BDOS and a BDOS error message will be returned. This is the default state.

4.3.15 Function 14 - Return disk status

Usage ld a 14
 rst 2Bh

This function is used exclusively with Function 13. If a 0 value was returned to the A register then no errors on the last disk access. If a non zero value is returned into A then a disk error has occurred.

System Programming

4.3.16 Function 15 - Keyboard Test

```
Usage      ld    c, key code
           .d    a,15
           rst  078h
```

This function checks to see if the key whose code is in C (from table below) is currently down on the keyboard. If it is down it returns with the Z flag set if it is up it returns with NZ status.

It should be noted that the fact that this function is available does not necessarily mean the keyboard being used is a 256 TC style. Therefore, one should be careful not to make programs incompatible with existing keyboards by relying on keys which only exist on the new keyboard (e.g., the <ALT> key). This does not mean that these keys should not be offered as an alternative for users with new keyboards, it is simply a matter of thinking, for instance, both <CTRL-E> and the UP arrow code. Please note that if a key which only exists on the new keyboard is checked on a machine using an old keyboard the key-up (NZ) status will always be returned.

So that characters are not lost when a program is calling the KB_TEST routine on a system with a new

put in a queue and returned via the standard BIOS/BDCS console input calls. The minimum queue length implemented is 20 characters. Because of this it would be a good idea to empty the key buffer by calling BIOS console-in or something until no more keys are found before prompting the user for input if the KB_TEST call has been used previously - otherwise the user could get a string of 20 or more of the last characters that he has been using to move the cursor around the screen with etc.

Remember not to rely too heavily on keys being returned through console-in that have been detected with KB_TEST as on an old keyboard the queueing doesn't occur - so the key will only be returned by console-in if this is called whilst the key is actually down.

System Programming

Below is a list of the keys on the different keyboards and the corresponding codes to pass KB TEST to test if they are down. You will note that the first 64 codes are the same as the matrix codes for the keys on the old keyboard for obvious reasons of compatibility.

Keycode	Standard KB	256 TC KBD
0	0	
1	A	A
26	Z	Z
27	C	C
28	S	S
29	D	D
30	W	W
31	DEL	DEL *
32	O	O
33	P	A
34	N	B
35	M	C
36	F	D
37	G	E
38	H	F
39	T	G
40	R	H
41	I	J
42	U	K
43	L	=
44	V	L
45	Y	M
46	X	N
47	Z	O
48	ESC	ESC
49	BACK SPACE	CORRECT
50	TAB	TAB BACKTAB
51	LINE FEED	SELECT
52	RETURN	RETURN
53	LOCK	CAPS LOCK
54	BREAK	BRK #
55	SPACE	SPC
56	ARROW_UP	A_UP
57	CTRL	RU
58	ARROW_DOWN	ARROW DOWN
59	ARROW_LEFT	A_W
60	RESERVED	RESERVED
61	RESERVE,	RESERVE
62	ARROW_RIGHT	ARROW RIGHT
63	SHIFT	SHIFT

System Programming

New Keyboard Only:

64	ALT
65	F1
66	F2
67	F3
68	F4
69	F5
70	F6
.	F7
.	F8
72	F9
73	F10
74	F11
75	F12
76	ESC
77	UP_ARROW
78	NS
79	DEL *
80	LEFT_ARROW
81	DOWN_ARROW
82	RIGHT_ARROW
83	RR #
84	7 NUM PAD
85	8 NUM PAD
86	9 NUM PAD
87	DIVIDE
88	4 NUM PAD
89	5 NUM PAD
90	6 NUM PAD
91	MULTIPLY
92	1 NUM PAD
93	2 NUM PAD
94	3 NUM PAD
95	SUBTRACT
96	0 NUM PAD
97	NUM PAD
98	ADD
99	

System Programming

4.3.17. Function 16 - Program function keys

Usage id bl,key table addr
 id a16
 ist 28h
 AF, BC, DE and HL are corrupted

This function copies two tables at (HL) to the
internal program keys buffer. On the standard
Microper the two code tables are <16>
< FP > P < 16> C < 16> D < 16> E < 16>
where <16> means there are 2 functions per key.
<FP> The data from table 1 is stored in the first
of 2 func keys over if a 9 bit word uses

The format for the data table is as follows:

```
key_table_addr  
defw length_of_F1_data ,4 in this case [test]  
defb 'test'                                            actual data for this  
defb length of F2 data ,13 for 'fred was here'  
defb 'fred was here'  
  
defb length of F3 data                            last entry  
defb 'asdasd'
```

4.3.18. Function 17 - Copy function key codes

Usage id bl,func table buffer
 id a16
 ist 28h
 AF, BC, DE and HL corrupted

This function copies the internal programmable ke
y buffer to the user defined buffer. The program buffer
is written least 1 key down and is 16 bytes per key. If
buffer is less than the total size then the remain
ing PKS are not returned. If the buffer is
too small then the data is truncated. It
is tempting to set the buffer like so but this will
ensure the new key data is not transferred. If
the value returned in BL is less than the value in
the buffer then the value returned in BL

System Programming

4.3.19 Function 18 Extended key check

Usage: ld a,18
 rst 28h

This function checks the keyboard and returns an ASCII code into the A register. Bit 7 of the Z flag will be set if the key code is above 256. This function may also be used to determine if a keyboard is being used. If a 256 TC style keyboard is being used then 1 will be returned if it is present. A 0 is returned for a 256 TC style keyboard and AX will be zero all the normal keyboard codes except for

Ec	Unshifted	Shifted
Function keys	C - FF	8Ah DCh
Numerical keypad	B0h-B9h	B0h B9h
Add (+)	normal HBS	normal (HBS)
Subtract (-)	normal (HBS)	normal (HBS)
Division (/)	normal (HBS)	normal (HBS)
Multiply (*)	normal (HBS)	normal (HBS)
Right arrow	CTRL-D (HBS)	CTRL-P (HBS)
Left arrow	CTRL-S (HBS)	CTRL-F (HBS)
Up arrow	CTRL-E (HBS)	CTRL-R (HBS)
Down arrow	CTRL-X (HBS)	CTRL-C (HBS)
SELECT	CTRL-J (HBS)	CTRL-J (HBS)
INS	CTRL-V (HBS)	CTRL-V (HBS)
DEL	19h	8Ah
:	7Fh	4Ah
^	7Dh	En
CTRL-BRK	Dfh	

HBS = High bit (bit 7) set

4.3.20 Function 19 Select speed

Usage: ld a,19
 rst 28h

This function is only applicable to dual speed 256 TC's. Dual speed machines are not currently being offered by Monroe Systems. This function will have no effect on the speed of the machine.

System Programming

This function is only applicable until the next warm boot when the default speed (defined by Init1) is set.

Function 19 requires one of the following values to be placed in the C register:

00h set speed to 3.375 MHz

01h set speed to 6.75 MHz
(sets carry flag if switch not possible)

FFh - return current speed
returns 0 in the A register if
3.375MHz, 1 if 6.75MHz

1.4 Memory bank switching

The 256 TC uses 256k of dynamic random access memory (DRAM) with one 27128 (16k) EPROM. To enable all of these memory devices and the VDU to be used to advantage, the 256 TC uses a write only bank select port at 50h to control the memory map.

The 256k of DRAM memory is effectively broken into 4 x 64k banks, named banks 0, 1, 2 & 3.

Bank 0 is the first choice set if it is accessed prior any other memory. Under the BDOS bank 0 memory contains the CP/M program being run, the BDOS and the BIOS.

Banks 1 and 2 is intended to be used for other storage such as the M₁ drive while bank 3 is used for disk caching data and tables.

The 27128 EPROM always resides from 8000h - BFFFh if the ROM is enabled. The VDU memory is also controlled by the bank select port. The VDU memory always occupies 4k of memory and can be disabled, enabled at 8000h-81FFh or enabled at F000h FFFFh.

The bank switching port port 50h uses 6 bits named S0-S5 which correspond to the data lines D0 through D5 in the data being written to the port. The meanings of these bits are as follows:

- S0 This bit selects between DRAM bank 0 and bank 1 at 8000h-7FFFh. If S0 = 0 then bank 0 is selected, if S0 = 1 then bank 1 is selected.
- S1 This bit selects the upper or lower 32k of DRAM bank 1 to appear at 8000h-7FFF when S0 = 1.
- S2 This bit selects either the ROMs or the upper half of DRAM bank 0 at 8000h-FFFFh. When S2 = 0 the ROMs are enabled at 8000h-FFFFh. When S2 = 1, the upper 32k of DRAM bank 0 is enabled at 8010h-6FFFh.

System Programming

- S3 This bit enables/disables the 4k VDU memory block. If S3 = 0, video is enabled and overrides DRAM or ROM at the address. If S3 = 1 then the VDU memory block is disabled and any hidden RAM or ROM is made accessible.
- S4 - This bit selects the address of the video between 8000h-FFFFh and F000h-FFFFh. If S4 = 0 (and S3 = 0) then video is enabled at F000h-FFFFh. If S4 = 1 (and S3 = 0) then video is enabled at 8000h-FFFFh.
- S5 This bit is used to select between banks 0 and 1 and banks 2 and 3. With S5 = 1 it is simply a matter of using bits S0 and S1 to select any of the four 32k blocks from the second 128k at 1-7FFFh. Please note that this is the only bit that is not compatible with Premium 128k Microbees.

These bit definitions give rise to a set of useful values which set various memory maps:

- 00h Reset map - this configuration has DRAM bank 0 at 0000h-7FFFh, ROM at 8000h-FFFFh and the VDU at F000h-FFFFh.
- 0Ch BIOS map
l word ds This setup has DRAM bank 0 at 0000h-7FFFh so that VDU is switched out of the memory map. This is called the BIOS map because BIOS usually occupies the memory exposed at F000h when the VDU is switched out.
- 14h vDR map - This has DRAM bank 0 at 0000h-7FFFh except that VDU is located at 8000h-FFFFh. This is how the BIOS routines above F000h access the screen.
- 0Dh - Bank A map - This configuration has the lower 2k of DRAM bank 0 at 0000h-7FFFh and the upper 32k of DRAM bank 0 at 8000h-FFFFh.
- 0Fh - Bank B map - This configuration has the upper 32k of DRAM bank 1 at 0000h-7FFFh and the upper 32k of DRAM bank 0 at 8000h-FFFFh.

4.1 Programming the Keyboard

WARNING Attempting to run any program on the 256 TC that reprograms bit 1 of the PIO port B to an output bit will stop the 256 TC keyboard system software working. When reprogramming the PIO port B make sure you leave bit 1 (pin 28) as an input bit generating an interrupt with a logic 1.

The keyboard includes features such as tri rollover, function keys, a numeric keypad and an ergonomic design.

Because of differences between this keyboard and the previous keyboard, changes will have to be made in any currently existing, or future, software releases to avoid hardware dependency on the 6545 keyboard scanning system. We realise that many programmers have used routines to check if a particular key is pressed and that these routines depend on the current keyboard hardware. Unfortunately, the only way for these programs to work with the new keyboard system is for the hardware dependent pieces of code to be removed.

To facilitate easy change over and to avoid problems, should keyboard interfacing change in the future Microbee Systems is providing calls in the BIOS for checking whether or not keys are down and for programming function keys. These extra calls are accessed via the currently existing extended BIOS (XBios) call structure. Obviously any program wishing to use these calls will need first to determine whether the calls are present under the particular version of BIOS and, if so use them or if not use present methods of scanning etc (i.e., all users with new keyboards will be running BIOS versions with these new calls).

In order to determine if the BIOS your program is running under supports these calls (known as subset C of the XBIOS calls), the version number byte can be checked. In any given system the BIOS version number is found at BIOS START+033h. Therefore, in an assembler program XBIOS calls MUST be called from assembler. You would use code similar to the following to determine whether or not subset C of XBIOS is present:

System Programming

```

    ldi     af
    ldi     dc
    ldi     bl

    ldi     hl, #0000h } address of warm start
    ldi     entry
    ldi     de, 0x00000000
    ldi     d, 0       -initial flag value/false
    ldi     r, < 0x06
    ldi     r, >
    ldi     c, test2
    ldi     r, 06h
    ldi     bc, test2
    ldi     r, TSS,
r > 0x06 AND < 0x17
test2
    ldi     07h
    ldi     c, test3
    ldi     17h
    ldi     nc, test3
    ldi     jr, Use_XBIOSsec
r > 0x1D AND < 0x2F
test3
    ldi     2eh
    ldi     esh4
    ldi     2fh
    ldi     nc, test4
    ldi     jr, Use_XBIOSsec
r > 0x42 AND < 0xBE
test4
    ldi     44h
    ldi     c, nxt
    ldi     0bth
    ldi     nc, nxt
; If we get to here we must use XBIOS call 15 to check
; for key closed
Use_XBIOSsec
    ldi     d, fffh      .flag = 0 = .P
    ldi     a, available
If we have jumped to this mark we use the 6545 h w to
check for a key down
Use_6545
    ldi     a, d
    ldi     a, New BIOS? a = fffh if BIOS subset C
                ;=0 if not
    ldi     h1
    pop    dc
    pop    af
    ldi    
```

System Programming

As you can see the code carries out this simple test on the version number

```
?F BIOS TYPE IS      > 01h AND < 08h OR
      > 06h AND < 17h OR
      > 1Dh AND < 2Fh OR
      > 40h AND < BFFh

A.BC
  VBIOS SUBSET 8 IS SUPPORTED.

E.
  A.RT(65) IS CLOSED ROUTINE TO SCAN 65 -
```

4.6.1 Basic and the Keyboard

Most Basic programs, whether they be in Basic or in assembler running with Basic should not notice difference when running under the new keyboard except for the fact that a few keys are different on the keyboard.

If your Basic program uses machine code subroutines that directly scan the keyboard for pressed keys you will most likely need to make a couple of small changes. Some programmers call a non-standard location inside the Basic code itself (i.e., not in the jump table which takes a key matrix code in the A register and returns the Z flag if this key is down or Z if it is up). We have decided to retain this system and will be supporting this call location on all versions of Basic past, present and future please note that this is the ONLY internal call that will be supported in future versions of Basic.

If your program calls this internal routine address A50Ah then you don't need to change your code. If your program does its own hardware scan then all you need do is change it to call A50Ah instead. Whilst you could call the XBIOS call detailed above this is not recommended as all the version checking is done automatically and the correct keyboard test is formed whether it be on an old or new keyboard.

The first version of Basic to support this A50Ah call and to support access to ALL keyboard types is version 4.31. If your program needs to access the programmable function keys please call the extended BIOS functions.

System Programming

4.6. Screen programming.

One area where the 256 TC has improved earlier release MicroBugs is in the screen area, increased PCG and screen attributes

The 286 TC can provide programmers with up to 32K of PCG RAM which is seen as 16K of attribute RAM. The initial production versions of the card will have a 16-bit PCG RAM of 12K of colors plus 16K of attribute RAM. It also features 16K of bit mapped graphics memory and 16K of text memory. Basic memory refresh is provided and is only possible with 32K of PCG RAM.

The operation of the screen will now
be familiar, with five cells crossed
before the screen RAM contains the ASCII code
each character to be displayed on the screen and the
attribute RAM contains its width, height,
color, and background color at = 0 and a
0 to be displayed in. The attribute RAM, however, is
exclusive to the Premium and the 256 TC

4.6.1 The 6545 CRT controller

The 6545 CRT controller is responsible for interfacing the 256 TC to cathode ray tube monitors. The 6545 is a dedicated video processor designed for the generation of horizontal and vertical timing signals.

The 6545 has 23 internal registers, 20 of which are used for data, while 3 are used for the serial display, see Figure 4.2. To pick up a 6545 register one must first output the number of the register to the programmed to go to 0Ch and then output the correct value that is to be loaded into the register.

System Programming

As most programmers will only ever access the 6545 to change the screen format, we have presented tables giving values for common screen formats below and a summary of the registers implemented in the 6545 figure 4.1.

Format	/	Register Values (hex.)
		0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
64x16	1	6B 40 51 37 12 09 10 12 48 0F 2F 0F 00 00 00 00
64x17		6B 40 51 37 12 09 11 12 49 0F 0E 0F 00 00 00 00
40x25	1	35 28 2D 24 1B 05 19 1A 48 0A 2A 0A 20 00 00 00
wide		
40x25	1	6B 28 46 37 1B 05 19 1A 48 0A 2A 0A 20 00 00 00
narrow		
80x16	1	6B 50 59 37 12 09 10 12 48 0F 2F 0F 00 00 00 00
80x24	1	6B 50 58 37 1B 05 18 1A 48 0A 2A 0A 20 00 00 00
80x25	1	6B 50 58 37 1B 05 19 1A 48 0A 09 0A 20 00 00 00

In case note that all values presented above are hexadecimal. For the 40 column wide screen format to be enabled, the programmer must first halve the frequency of the video clock by issuing the instructions

```
LD A  
IN A,19
```

When re-entering any of the 80 or 64 column formats or the narrow 40 column format, the video clock frequency must be doubled by issuing the instructions

```
LD A 0  
IN A 3
```

Full details of the 6545's internal registers can be found in either the Syntex data book (1983) or the Rockwell data book (1984).

System Programming

Reg	Register Name	Information	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Address	Reg # No	W	1	0	1	0	1	0	1	0
	Status		R	1	0	1	0	1	0	1	0
R0	Horiz Total 1	# Chars	R	1	0	1	0	1	0	1	0
R1	Horiz Displayed	# Chars	R	1	0	1	0	1	0	1	0
R2	Horiz Sync Pos	# Chars	R	1	0	1	0	1	0	1	0
R3	Sync HSync	# Scan Lines # dths	R	1	0	1	0	1	0	1	0
R4	Vert Total 1	# Chars Row	R	1	0	1	0	1	0	1	0
R5	Vert Total Adj	# Scan Lines	R	1	0	1	0	1	0	1	0
R6	Vert Disp'g'd	# Char Rows	R	1	0	1	0	1	0	1	0
R7	Vert Sync Pos	# Char Rows	R	1	0	1	0	1	0	1	0
R8	Mode Control		R	1	0	1	0	1	0	1	0
R9	Scan Lines 1	# Scan Lines	R	1	0	1	0	1	0	1	0
R10	Cursor Start	Scan Line No.	R	1	0	1	0	1	0	1	0
R11	Cursor End	Scan Line No.	R	1	0	1	0	1	0	1	0
R12	Display Start Addr (H)		R	1	0	1	0	1	0	1	0
R13	Display Start Addr (L)		R	1	0	1	0	1	0	1	0
R14	Cursor Position (H)		R	1	0	1	0	1	0	1	0
R15	Cursor Position (L)		R	1	0	1	0	1	0	1	0
R16	Light Pen (H)		R	1	0	1	0	1	0	1	0
R17	Light Pen (L)		R	1	0	1	0	1	0	1	0
R18	Update Addr (H)		R	1	0	1	0	1	0	1	0
R19	Update Addr (L)		R	1	0	1	0	1	0	1	0
R31	Dumping Location		R	1	0	1	0	1	0	1	0
NOTES:  Designates an phased bit											

Fig. 4-1. 6545 internal register summary

4.6.2 The Attribute RAM

The Attribute RAM contains data which influences how the corresponding byte in the character RAM is displayed. Most importantly, it contains the bank number that contains the PCG data if the corresponding location in the character RAM is selecting a PCG character.

To explain this more fully, let assume that bank 0 of the character RAM, location 123h contains the code which is for a PCG character. Bit 7 is set. Let us also assume that bank 0 of the attribute RAM, at location 123h contains a 04h. The address for the data actually displayed would be obtained as

Character RAM Bank 0 Loc 123h	Attribute RAM Bank 0, Loc 123h
Value 85h	Value 04h
7 1 2 4 5 6	0 1 2 4 5 6 7
, +-- Set to "1" for PCG	
	.
	.
	.
Value 05h	Value 04h

This means that the data actually displayed on the screen would come from PCG bank 4, and would be the fifth character in that bank, which is at location 50h. Each character is 16 bytes long. If bit 7 of the byte in the character RAM is not set, i.e., PCG operation is not selected, then the attribute RAM is ignored and the character displayed comes from the character generator ROM.

Please note that it is possible to disable the function of the attribute RAM in hardware and make all PCG characters used come from bank 0. This is done by resetting bit 7 of the "Video Memory Latch" (VML) located at port 1Ch. This is the default mode upon power up or reset. This was included to allow emulation of an earlier version Microbee machine from the power up condition. The same effect could be done in software by filling the attribute RAM with the same bank number for all bytes on the screen.

System Programming

As each bank of POG RAM can contain up to 128 characters in it's own there are $128 \times 128 = 9$ banks of POG RAM in total on versions of the 256 TC. This means that to select a bank of RAM for each character only requires 4 memory address bits. The first 3 bits of each character RAM is also used. Address bit 3 is set to the value 1 as reserved for screen RAM. RAM is set to the value 0 as reserved for attribute RAM. The first 3 bits are also used for hardware addresses such as VBL and flashing.

4.6.2 Banking and memory locations

In the 256 TC, locations 0F000h to 0FFFh are reserved for use by the VDU RAM. As there is obviously more than 4K of RAM that has to be accessed, some slight banking arrangement is necessary. The banking used on the 256 TC has been made as compatible as possible with earlier Microbee models.

There are three banks of VDU memory that can appear in memory if bit 1 of the port 0 tag is 1 or 2. The first is the character RAM and this is the default on power up or reset. The second is the colour RAM which is selected by setting bit 0 of port 0 tag at ROM. It is selected by setting the same port 0 bit to a one. It is deselected by setting the same port 0 bit to a zero. The third bank of RAM is the attribute RAM. This is selected by setting bit 1 of port 0 tag. The RAM switch can be selected by resetting the same bit.




Fig 4.2 VDU memory banking

System Programming

Between 0F800h and 0FFFFh, two banks of VDU RAM can be selected (figure 6.1). Firstly, the PCG RAM normally resides here. The colour RAM, however, can be made to overlay this area by setting bit 6 of port 08h to a one, and can be disabled by setting the same bit to a zero.

In the case of either the attribute, screen, colour or PCG RAM being enabled on a 256 TC there is also a mechanism for selecting which bank of the particular type of RAM you are talking to e.g., you may want to access the third bank of PCG RAM. Also, in the case of having 8k of screen attribute or colour RAM, you may want to access another of the four possible banks of these RAMs. To do this, the bank that you wish to access should be selected by setting the number on the bottom four bits of the port 1CH (the VML latch).

At this point, please note that the bank of screen attribute or PCG RAM selected by the VML latch will be the same as the screen attribute if it is selected or those accessible by the processor. If 256 TC mode is enabled i.e., Bit 1 of the VML is set, the 6544 screen start address will determine the first address of screen memory being displayed on the screen.

In the case of only having a single 2k bank of screen attribute this will not be the case, as the addressing will "wrap" around, and use the same locations in any case.

6.4 Hardware attributes

The 256 TC has additional circuitry to allow programmers to set flashing and inverse attributes to characters, without the need of using extra PCG characters. Hardware inverse and flashing may be attributed to characters by setting bits 6 and 7, respectively, of the corresponding byte of attribute RAM.

The Turbo Pascal program listed below demonstrates the use of bits 6 and 7 of the attribute RAM to set inverse and flashing attributes.

```

1256 TC hardware inverse/flashng demonstration

var
  i : byte,
  ch : char;

begin
  port[$1C] = 144;           {Latch the Attribute RAM
  for i := 0 to 23 do
    mem[$f000+i] = 64;      {Set Bit 6 for 1st message
  for i := 0 to 24 do
    mem[$f000+80+i] = 128;  {Set Bit 7 for 2nd message
  for i := 0 to 32 do
    mem[$f000+2*80+i] = 192;
                                {Set bits 6&7 3rd message
  port[$1C] = 128;          {Latch Screen RAM at enabled
                           {cursor.
  writeln('This is hardware INVERSE')
  writeln('This is hardware FLASHING'),
  writeln('This is hardware INVERSE,FLASHING');
  read(kbd,ch),
  port[$1C] = 0;            {Disable at mode
end

```

4.6.5 Colour RAM

The 256 TC uses a single byte of colour information per character location on the screen, with the colour RAM being selected at port 1, 0F8h. By setting bit 6 of port 08h to a one, the function of the colour RAM bits are as follows:

foreground	Background
Bit 0 - Red	Bit 4 - Red
Bit 1 - Green	Bit 5 - Green
Bit 2 - Blue	Bit 6 - Blue
Bit 3 - Intensity	Bit 7 - Intensity

The function of the intensity bit is not as one might expect. Half intensity is enabled by setting the bit to a zero and full intensity by setting it to a one.

System Programming

4.6.6 Summary

Video Memory Data - port 1Ch

Bit 0 - 3	PCG Char Attr, Col Bank Select
Bit 4	Attribute RAM Enable
Bit 5	PC85 ROM "A" Select (not used)
Bit 6	Reserved - always set to zero
Bit 7	Alpha+ mode enable

Attribute RAM

Bit 0 - 3	PCG Bank Fenable
Bit 4	Char ROM select 4k blocks Link I36
Bit 5	Char ROM select 8k blocks Link L6 7
Bit 6	Inverse hardware select
Bit 7	F'ashing hardware select

Colour RAM

Bit 0 -	Foreground Red
Bit 1	Foreground Green
Bit 2 -	Foreground Blue
Bit 3	Foreground Half Int
Bit 4 -	Background Red
Bit 5 -	Background Green
Bit 6 -	Background Blue
Bit 7 -	Background Half Int

Colours

Half Intensity Colours	Full Intensity Colours
0 - Black	8 - Dark Grey
1 - Red II	9 - Red
2 - Green II	10 - Green
3 - Yellow II (Brown)	11 - Yellow
4 - Blue II	12 - Blue
5 - Magenta II	13 - Magenta
6 - Cyan II	14 - Cyan
7 - Light Grey	15 - White

4.7 Programming the PIO

The PIO is a Z80 family device, used to provide a TTL-compatible interface between the Z80 data bus and peripherals.

The PIO is a dual port device and is used in the 256 TC to interface the parallel, serial and cassette ports to the CPU. Port A of the PIO is reserved exclusively for the parallel port. The parallel port is connected directly to PIO and so is available for use by the programmer in any of the four PIO operating modes. Port B is configured permanently by the 256 TC's hardware for 'bit mode' operation, providing the serial and cassette ports and keyboard activity detection. Further details can be obtained from the 'Zilog Components Data Book' (1989) or the 'SGS Z80 Microprocessor Family' data book (1982).

4.7.1 Operating modes

The PIO offers the programmer four different operational modes. Mode 0 (or 'Output mode') allows bytes of data to be written to the port. An active high Ready output is used by the PIO to indicate to peripheral that data is ready to be transmitted. On a data has been transferred, the peripheral should respond with an active (low) Strobe input, which will generate an interrupt if interrupts have been enabled on pin 1.

Mode 1, 'Input mode', uses an active (high) Read signal to indicate to the peripheral that data is read to be read. The peripheral should then place data onto the I/O lines and strobe the port by taking the Strobe signal low. This causes the data to be latched into the input registers, resets the Ready line and triggers the interrupt request if enabled.

Mode 2 allows 'bi-directional' data I/O. This mode requires that port B handshake and interrupt signals be used when data is being read. As all versions of the Micromouse use port B to interface RS232 devices and a cassette recorder, it is not possible to support this mode. Instead, the spare port B data line (DB7) is connected to the parallel port pin 15) and may be used, with additional hardware, as a data direction indicator (this is implemented with the StarNet

network! The Starnet sets DB7 high to output data or bi-directional data buffer connected to parallel port. When DB7 is sent low, the direction latch on the buffer is changed so data can be read.

Mode 3 is 'Bit' mode. This mode allows you to configure any of the data bits for either input or output. 'Bit' mode does not use either the Ready or Strobe signals. Instead it can generate an interrupt whenever the state of an input bit is changed to a programmable level. The interrupt mode is configured when mode 3 is selected.

4.7.2 PIO configuration

The 256 TC has dedicated ports 00h and 02h as the PIO port A and B control ports respectively. The control ports are used to configure the operation of the PIO's data ports.

When configuring a port for modes 0, 1 or 2, the PIO requires that you send to its relevant control port a 'mode control word' (figure 4.3) which may be followed by an 'interrupt vector word', if interrupts are to be enabled (figure 4.3).






Fig. 4.3 Mode control & interrupt vector words

System Programming

When programming a PIO port for "bit" mode operation (mode 3), the PIO requires that you send 1 three additional words to those described above

The 'mode control word' must be followed immediately by an I/O register control word. This byte defines the data direction of each of the eight data lines (figure 4.4)




I/O REGISTER CONTROL WORD

Fig 4.4 The I/O register control

The 'interrupt control word' defines the conditions when interrupts will be generated (figure 4.5). Because handshaking signals are not used in mode 3, it is necessary to generate interrupts as a logic function of the input signal levels. When the AND function is selected, an interrupt will be generated if all input bits change to an active level. Selecting the OR function will cause an interrupt to be generated when any of the input bits change to an active level.

System Programming



INTERRUPT CONTROL WORD

4.5 The interrupt control word

If you are not using all the data lines, then set D4 in the 'interrupt control word' to 1. This indicates to the PIO that a 'mask control word' is about to follow. A 'mask control word' simply indicates to the PIO which data lines are not going to be used. If you set D4 to 0, any bits containing a zero value in the 'mask control word' will be regarded by the PIO as being masked.



A bit is monitored for an interrupt if it is defined as an input and the mask bit is set to 0.


MASK CONTROL WORD

Fig 4.6 The mask control word

There is one final control word that may be used with the PIO. This is 'interrupt disable word' (figure 4.7). This word allows you to enable or disable

System Programming

interrupts, at any point of operation, without having to change any portions of the 'interrupt control word'



INTERRUPT DISABLE WORD

Fig. 4.7. The interrupt disable word

As we have mentioned previously, port B of the 256 TC's PIO has additional hardware attached to it and so it is not recommended that any programmer attempt to change the direction of any of the bits other than DB1 (bit 1). This bit is now used by the keyboard circuitry to detect keyboard activity and is set as an input. If you wish to use the cassette output line, you will reconfigure this bit to an output but you must reprogram it to an input once you have finished sending data to the cassette. The keyboard will not operate unless DB1 is set as an input.

The default configuration of port B on the 256 TC is described below.

PIO port B default 'bit mode' configuration

BIT	SIGNAL	CONNECTOR	DIRECTION
DB0	Cassette IN	X11/pin 5	I
DB1	Keyboard	X11/pin 3	I
DB2	Clock	X2 pins 20&24	O/T
DB3	CTS	X2 pin 5	I
DB4	RxD	X2 pin 3	I
DB5	TxD	X2/pin 2	O/I
DB6	Sound	X6/pin 1	O/T
DB7	Direction	X1/pin 14	T

4.8 The disk formats

The Microbee 256 TC BIOS provides for two types of disk formats on 3.5" disks. The first format is the 80 track format 400k which uses SSDD diskettes. This format is provided to maintain compatibility with disks created on earlier versions of the Microbee Computer-In A Book, etc.

An 80 track (800k) format, using DSDD diskettes, is also provided. Please note that the 256 TC BIOS allows either format to be used in any combinations i.e., it is possible to use a 400k disk in one drive whilst having an 800k drive in the other drive.

The 256 TC CP/M disk formats use the MFM recording scheme with a system 34.WD2793 organisation. All sides on one cylinder use the same track number. The outermost track is numbered as 0, the innermost track is either 39 or 79 decimal. The format sets the 'side' byte to zero on both sides of the diskette.

Sector numbering is dependent upon the format being used. The single sided 400k format uses 10 sectors of \$12 bytes. These are formatted linearly with values 1 through 10. The double sided 800k, format uses sector numbers 1-10 on cylinder 0 and sector numbers 21-30 on cylinders 1-79.

The physical sectors on the disk are interleaved by CP/M using the following translation tables:

Sector numbering 1-10

extd	db	2,5,8
	cr	1,5,10
	db	3,6,9

Sector numbering 21-30

sector skew with offset of 20 for 80 track disks		
x	db	22 25 28
	cr	21 24 27 31
	db	23 26 29

To access the physical sectors of a disk BIOS calls should be used in preference to to direct disk controller access.

System Programming

A list of the disk parameter blocks for both formats are listed below

D P.B. for 3 5" 80 track single sided disks

format d. Double density, 10*512 byte sectors
for most work giving 410K per drive
this one is a double sided cylinder format
shifted 3 sector skew should allow 6 revs per seek
for sequential reading writing
This is spread over 80 tracks on one side for 3 5"
drives and 40 tracks on two sides for 5 2 1/4" drives

db	xlt_base	,sector translate tab e
,0x02		
db	0x02	organised on side 0 only,
db	3	/sector mask
dw	40	;sectors per track
db	4	,block shift factor
db	15	,block mask
db	1	extent mask
dw	194	blocks per disk DS or IV
dw	127	# directory entries
db	192	alloc 0
db	0	rel 1
dw	32	dir check vector size
dw	2	,system track offset

D P B. for 3 5" 80 track double sided disks

format b. Double density, 10*512 byte sectors
80 tracks per side double-sided format using
78 data tracks to allow same organisation for system
track storage as SS

db	xlt_base	offset from xlt_base
db	5	,80 track + up/down
db	3	,sector mask
dw	40	;sectors per track
db	5	,block shift factor
db	0x1f	,block mask
db	0x03	.extent mask
dw	194	blocks per disk LS
dw	127	# directory entries
db	0x80	,alloc 0
db	0	alloc 1
dw	32	dir check vector size
dw	4	,system track offset

System Programming

The logical DPA starts after the semicolon in each listing. The three items before the start of the DPA used by the BIOS to control various modes of operation. The main item of interest is the mode byte, the second of the three bytes. The various bits in this flag byte have the following meanings:

Bit 0 Up/Down format

If this bit is set the disk is organised in cylinder format, alternating between sides as the disk is traversed from the outside to the inside.

Logical track	0	1	2	3	4	5	6	7
Cylinder	0	0	1	1	2	2	3	3
Side	0	1	0	1	0	1	0	1

If the 'up/down' format bit is zero then the sides are numbered first inwards on side 0 and outwards on side 1.

Logical track	0	1	2	3	36	37	38	39
Cylinder	0	1	2	3	3	2	1	0
Side	0	0	0	0	1	1	1	1

Bit 1 Disable 40 track folding

If this bit is set then the folding at track 40 will be disabled allowing access to all 80 tracks on a single sided disk.

Bit 2 Enables access to 800k disk

If this bit is set then the format is an 800k format disk and access to both sides of an 80 track disk will be possible if the up/down bit is set.

4.9 The DGOS tape format

The 256 TC, like other versions of Z80 based Microbee computers supports an extended version of the DGOS (David Griffiths Operating System) cassette tape format.

This extension of the DGOS format is identical to the original except for two new additional bytes which are used to indicate tape speed.

Bytes	Name	Description
6	NULLS	At least 16 NULLS usually more
1	SCH	Start of header character '01h'
6	NAME	Left justified name Maximum of 6 chars, padded with NULLS
1	TYPE	File type character
2	LENGTH	Length of file in Z80 format i.e., LSB, MSB format?
2	LADDR	Load address of file
2	AADDR	Auto start address FL EXEC is <= 0
1	SPEED	0 = 300 baud not zero = 200 baud
1	FL EXEC	FFh = M L to auto start, Baud 0
1	SPARE	
1	CK	Checksum byte for header
256	DATA	256 bytes for each full block
1	CK	Checksum for block

..... DATA BLOCKS

?	DATA	Last block, length <= 256 bytes
1	CRC	CRC for last block

The checksum is calculated using the following formula:

```
c = 0
For each data byte "d" in a block do
  c = CPL d - c
```

4.9 The DGOS tape format

The 256 TC, like other versions of Z80 based Microbee computers supports an extended version of the DGOS (David Griffiths Operating System) cassette tape format.

This extension of the DGOS format is identical to the original except for two new additional bytes which are used to indicate tape speed.

Bytes	Name	Description
6	NULLS	At least 16 NULLS usually more
1	SCH	Start of header character '01h'
6	NAME	Left justified name Maximum of 6 chars, padded with NULLS
1	TYPE	File type character
2	LENGTH	Length of file in Z80 format i.e., LSB, MSB format?
2	LADDR	Load address of file
2	AADDR	Auto start address FL EXEC is <= 0
1	SPEED	0 = 300 baud not zero = 200 baud
1	FL EXEC	FFh = M L to auto start, Baud 0
1	SPARE	
1	CK	Checksum byte for header
256	DATA	256 bytes for each full block
1	CK	Checksum for block

..... DATA BLOCKS

?	DATA	Last block, length <= 256 bytes
1	CRC	CRC for last block

The checksum is calculated using the following formula:

```
c = 0
For each data byte "d" in a block do
  c = CPL d - c
```

Connections

Connections

5 Connections

This chapter details the signals connected to each of the physical connectors and the port maps.

5.1 Finding Pin 1

Looking at the board from the I,Q edge with the mask overlay the correct way up

Connectors X1, X2, X5, X6 X7 X8, X9, X10 & all X13, X14 are numbered from right to left, the reverse of the IC's

6 5 4 3 2 1

X X X X X second row X1 X2 & X10

Connectors X3 X4 X12, X-6 are numbered from left to right

2 4 6 8 10

1 3 5 7 9

Connector X15 numbered the same as a 14 pin IC

5.2 Parallel port DB15 X1

1	+5 VOLTS	9.	+12 same as input voltage
2	Data A7	10	Data A6
3	Data A5	11	Data A4
4	Data A3	12	Data A2
5	Data A1	13	Data A0
6	Printer strobe	14.	Data B1 for Starnet
7	ARITY	15	ASTB
8	OV or ground		

Connections

5.3 Serial port DB25 - X2

1	N.C.	14	N.C.
2	Transmit TXD	15	N.C.
	Receive RXD	16	Light Pen * 6545
4	N.C.	17	N.C.
5	Clear to send CTS	18	N.C.
6	N.C.	19	N.C.
7	0 volts (ground)	20	CLOCK PULSE
8	Pullup resistor +5 volts +3.2 volts	21	N/C
10	N.C.	22	N/C
11	N.C.	23	N.C.
12	N.C.	24	CLK link to Z80
13	N.C.	25	N.C.
14	N.C.		

5.4 Hard disk interface 40 way - X3

1	D0	>	7 Volts
2	D1	4	
3	D2	6	
4	D3	8	
5	D4	10	
11	D5	12	
12	E	14	
13	D1	16	
17	A1	18	
18	A2	20	
21	A2	22	"
23	Port 40 *	24	"
25	ZMR *	26	"
27	RD *	28	"
29	System clock @ 375MHz	30	"
31	M1 *	32	"
33	IORD *	34	"
34	HAL *	36	INT *
37	F SIDE	38	Port 6 E *
39	RESET *	40	I.C. to Z80 P.C.

Connections

5 5 Floppy disk interface 34 way - X4

1	0 volts	:	N/C
4	"	4	Link to ready
5	"	5	D Select
6	"	6	Index Pulse
7	"	7	A select
8	"	8	B select
9	"	9	C select
10	"	10	dead load
11	"	11	Select 0
12	"	12	Step
13	"	13	Write Path
14	"	14	Write Late
15	"	15	Track 00
16	"	16	Write Protect
17	"	17	Raw Read
18	"	18	Side Select
19	"	19	N/C

5 6 Floppy drive B, power connector X5

1	+5 Volts
2	0 Volts
3	+12 Volts
4	N/C

5 7 Speaker connector X6

1	Audio signal
2	0 Volts

5 8 Floppy drive A, power connector

1	+5 Volts
2	0 Volts
3	+12 Volts
4	N/C

Connections

5 9 Floppy drive alignment test points X8

- 0 Volts
- 2 TP1 adjust Rv2 U34 pin 29 and 1 5us
- 3 TP2 adjust RV1 U34 pin 31 - - - 250ns
- 4 TP3 adjust CV1 U34 pin 16 --- 2us
- 5 TEST connect to pin 1 to make adjustments
- 6 +5 Volts

Please refer to chapter 3

5 10 Power connector to power supply - X9

- 1 +5 volts from power supply,
- 2 0 volts
- 3 +12 volts to power supply
- 4 0 volts

5 11 Colour port DB9 X10

- 1 0 volts
- 2 0 volts
- 3 RED TTL
- * GREEN TTL
- 5 BLUE TTL
- 6 Intensity
- 7 Comp Sync (Neg)
- 8 Horizontal Sync (pos)
- 9 Vertical Sync pos

5 12 Main plug 9 pin DIN X11

- 1 +12 volts @ 1.5 amps
- 2 0 volts
- 3 Cassette "SAVE" @
- 4 Composite Video (monochrome)
- 5 Cassette "LOAD", @
- SHIELD connected to 0 volts

Connections

S 13. Expansion port 50 way X12

1 2	+12V Input/Output	
3 4	0 volts	Power to or from Unit system ground
5	Port 68A or 14H * (IO)	select with link L4
6	IEO or IEI * (IOR0)	select with link L5
7	VA T * (TI)	used to slow down CPU
8	FC-L 13d * (D)	
9	NT *	interrupt input
10	ATI * (C)	indicates CPU halted
11	NM *	non maskable interrupt
12	CPU CLOCK 0	3.375M z
13	BUSAK * (Q)	acknowledge bus request
14	BUSRQ * (I)	request use of bus
15	+5 volts	from main supply
16	RFSB * (O)	refresh on DRAM
17	RESET * (I O)	open collector driven
18	M1 = (G)	instruction fetch
19	IORQ * (Q)	indicates port access
20	RD * (O)	read strobe
21	WRK * (O)	deglitched write stb
22	PRNTDM * (A)	
23	MREQ * (O)	indicates memory access
24	Address 14	
25	Address 15	
26	Address 12	
27	Address 13	
28	Address 10	
29	Address 11	
30	Address 8	
31	Address 9	
32	Address 6	
33	Address 7	
34	Address 4	
35	Address 5	
36	Address 2	
37	Address 3	
38	Address 1	
39	D TA 7	
40	0 volts	
41	I TA 5	
42	TA 4 b	
43	LATA 3	
44	DATA 4	
45	L ATA	
46	DATA 2	
47	0 volts	
48	DATA 0	

Notes - (O) = output (I. = input (*)) = active low

Connections

5 14. Keyboard 15 way - X13

1	U60	3870	pin	17
2	"	"	pin	18
3	"	"	pin	19
4	"	"	pin	22
5	"	"	pin	23
6	"	"	pin	24
7	"	"	pin	25
8	"	"	pin	3
9	"	"	pin	4
10	"	"	pin	5
11	"	"	pin	6
12	"	"	pin	34
13	"	"	pin	35
14	"	"	pin	36
15	"	"	pin	37

5 15. Keyboard 8 way - X14.

1	U60	3870	z	z
2	"	"	D-1	z
3	"	"	z	3
4	"	"	pin	3
5	"	"	pin	32
6	"	"	pin	28
7	"	"	D-1	27
8	"	"	pin	29

5 16. Serial keyboard 14 pin DIP header X15

1	0 Volts		14.	+5 Volts
2	0 Volts		13	N/C
3	N/C		12	RCOM * I/O
4	LOAD EN * Q'		11	KSTB I
5	N/C		10	DATA EN I/O
6	N/C		9	N/C
7	N/C		8	N/C

5 17. Serial port internal connection X16

1	0 Volts		2	clock CLK
3	0 Volts		4	+12 Volts
5	0 Volts		6	clear to send CTS
7	0 Volts		8	receive RXD
9	0 Volts		10	transmit TXD

Connections

5.18. Port maps

The following details the port maps of the 256 TC. Some of these ports are only used if the related optional parts are fitted.

Port	Function
00h	PIO port A data port
01h	PIO port A control port
02h	PIO port B data port
	bit 0 Cassette data in bit 1 a. Keyboard interrupt internal b. Keyboard data external c. Cassette data out bit 2 RS232 CLOCK or DTR line bit 3 RS232 Clear To Send (CTS) 0 = true bit 4 RS232 Receive Data (RXD) 0 = mark bit 5 RS232 Transmit Data (TXD) 1 = mark bit 6 Speaker bit '1' = on bit 7 a. Network data direction b. RTC interrupt bit c. VSYNC interrupt
03h	PIO port B control port
04h	RTC address port
05h	RTC write port
07h	RTC read port
08h	COLOUR control port
	bit 8 COLOUR RAM enable 0 = PCG, 1 = colour, F810h FFFFh
09h	40 column video mode INPUT from port
	LD a, 1 IN a, 19 = 40 column
	LD a, 0 IN a, , 0) = 80 column

Connections

0Ah	Decoded but not USED Used in ROM Microbees for PAKs
0Bh	Character ROM CPU access makes character generator ROM appear from F000h to FFFFh when bit 0 of this port is set
0Ch	6545 CRTC control port
1Dh	6545 CRTC data port
1Eh	not USED
10h +>	Sound chip 76489AN
4h +>	Decoded - possible use for second
18h Bh	Internal Keyboard
1Ch h	Video Memory Latch
	bit 0 3 PCG RAM screen RAM colour RAM at 16bit RAM bank select
	bit 4 Enable reading & writing attribute RAM as a 16bit attribute RAM appear from F000h to FFFFh
	bit 5 Do Not Use Should always be zero PC85 ROM 'A' select
	bit 6 Reserved always set to 0
	bit 7 Extended PCG character sets enable
40h	Disk controller command/status register
41h	Disk controller track register
42h	Disk controller sector register
43h	Disk controller data register
48h	Disk controller select/side DD latch bit assignments (write only)
	bit 0 LSD of drive address
	bit 1 MSB of drive address
	bit 2 Side select 0=side 0 1=side 1

Connections

	bit 3	DD select 0 = single density
	bit 7	Controller TRANSFER status bit - gives INTRQ or DRQ
50h		DRAM active block selection. Will set to 0 on reset. Bits 0, 1 select which 32k bank of RAM appears from 0000h to FFFFh
	Bit 1, Bit 0	RAM at 1000-7FFFh
	0 0	Bank 0 block 0
	0 1	Bank 0 block 1
	1 0	Bank 1 block 0
	1 1	Bank 1 block 1
	bit 2	Disables ROMS. When low, ROM 1 (U38) appears from 8000h to FF00h
	bit 3	Disables video RAM when high
	bit 4	When low, video RAM appears at 8000h to FFFFh irrespective of RAM select bits 0 and 1. When high, video RAM is from 8000h to 8FFFh, again irrespective of bits 0 and 1)
	bit 5	When set, enables second 128k DRAM into the low 32k area of memory
58h	bit 0	Low selects internal floppy disk drive High selects external floppy or hard disk drive
	bit 1	External keyboard control High latches KCOM *
	bit 2	High latches LOAD EN *
	bit 3	High latches DATA EN *
60h		File server selection
68h		Reserved for 8530 SCC
70h		Decoded - not USED
78h		Decoded - not USED

Connections

5.19 Link selections

With the standard model 256 TC, only one link has been changed L8. The flashing rate link. Links will only have to be changed when certain options are fitted.

Legend : -- off = Linked with track
 = Permanently connected

L1.	A	B	Join A-B for RS232 rec with U1		
L2.	A	B	Cut A,B if sound IC U24 installed		
L3.	A	B,	C	A=VSYNC B=RTC INT C=NET D+R	
	F	E	D	FED = Pin 34 U1 PIO	
L4	A	B,	Link RENDY signal U34 to X4, Pin 4		
L5.	A	B	C	D	ADD KLF timing on the 275. U34
	H	G	F	E	
L6	A	C	CHARACTER ROM SELECT 4732/2764/27128 4732 link D-G, G--F start fast 2734/2764 link A-D, F--J 27128 link A-D F--J + L?		
	D	F			
	G	J			
L7	A	-- B,	C	CHARACTER ROM 27128 CUT A-B join B-C	
L8	A	B,	C	D	E Change flashing rates
	F	G	H	I	K
L9	A	B	-- C	REMOVE BUFFER cut B-C join B-A	
L10	A	B,	C	RESET CPU only on POWER ON	
	D	E	-- F	Change HSYNC Colour part to COMP sync	
L11	A	B	A=NMI	B=Delayed Reset from SW.	

Connections

4	L12	A -- B	C	Cut A,B and join A-C for a 6264 Colour RAM
			D	Cut D,E and join E-F for a 5264 Screen RAM
			G	Cut G,H and join H-I for a 5264 Attribute RAM
	L13	A	B -- C	A=IEI U1, pin 24 B=X12 pin 6 (50 way) C=IEO U1, pin 22
4	L14	A	B - C	A=Pin 14 B=X12 pin 5 (50 way) C=Pin 68
	L15	A	B	A=Attribute Bit A4 (LA12)
			C	B=U53 pin 2 A12
			D	C=+5 Volts (High 4K block) D=0 Volts (Low 4k block)

5.2.1 Factory modifications

This section lists all of the modifications being made to all 256 TCs as of the date of publication.

5.2.1.1 Dual speed disable

As the dual speed option cannot be supported at the present time boards should have the track connected to pin 15 of U10. Components shown. The print through hole should then be connected to pin 8 of U11.

5.2.1.2 RCG write delay

Disconnect pin 12 of U86 from the board and join the print through holes to pin 3 of X15 to the print through holes. Also a wire can be put on the

Connections

S 20 3. M1 delay line

Cut the track under R58 (solder side) next to the leg closest to pin 1 of U76

S 20 4. L296 ground strap

A ground strap was reconnected from the bottom screw of the L-36 regulator to a 1x 16-35 lug at CB2

S 20 5. P-354L drive earth strap

The 0v line and frame ground of the disk drives must be soldered to a short length of wire between pins 1 & 2 on the disk drive PCB and then corrected to the nearest mounting screw

S 20 6. PCG chip select

Some early release had an 74HC157 fitted as U63
This should be replaced by a 74AL8157

Component Reference

Component Reference

6. Component Reference

This chapter provides you with a complete reference for every component used in the 256 TC.

6.1 Mainboard - 970 755

Part No.	Component	Description	Comp. Ref
650 508	MBR508	256 EC PCB	
600 81	880 PTO	I/O interface	U1 SOCKET
610 008HC	74HC08	AND gate	U2
610 024HC	74HC32	OR gate	U3
610 021HC	74HC04	Inverter	U4
60 014HC	74HC74	Dual D-type Flip-Flop	U5
60 000HC	74HC00	NAND gate	U6
610 004HC	74HC04	Hex inverter	U7
610 001HC	74HC01	Three Input NAND	U8
69 176	4216	256K DRAM	U9
69 256	4256	256K DRAM	U10
69 256	4256	256K DRAM	U11
69 256	4256	256K DRAM	U12
618 701	751701	RS232 Tx/RxD	U13 *RS232
610 161RC	74HC161	4-bit Binary Counter	U14
610 161P	75175	Octal Buffer	U15
600 480	Z80 CPU	Central Processor	U16 SOCKET
610 256	75175	Octal Buffer	U17
618 256	4256	256K DRAM	U18
618 256	4256	256K DRAM	U19
618 256	4256	256K DRAM	U20
618 256	4256	256K DRAM	U21
		n	U22
		n	U23
611 489	76489AN	Sound Generator	U24 *Sound
600 660	TSC7660	DC to DC converter	U25 *RS232
610 004	74LS04	Hex inverter	U26
610 541RCT	74RCT541	Octal Buffer	U27
610 174EC	74HC174	Hex D Flip-Flop	U28
610 157HC	74HC157	Multiplexer	U29
610 157EC	74HC157	Multiplexer	U30
610 157C	74HC157	Multiplexer	U31
610 032HC	74HC32	OR gate	U32
610 125HC	74HC125	4-State Buffer	U33
600 795	2793	Disk Controller	U34 SOCKET
610 074FC	74HC94	Dual D-type Flip-Flop	U35
610 175HC	74HC175	Quad D Flip-Flop	U36
610 645RCT	74RCT645	Octal Transceiver	U37
		ROM 27128	U38 SOCKET
610 014S	PAL 1418	PAL Silver	U39 SOCKET
610 032HC	74HC32	OR gate	U40

Component Reference

Store No	Component	Description	Comp	Ref
610 011HC	74HC11	Three Input AND		
610 008HC	74HC08	AND gate	42	
610 022LC	74HC32	OR gate	47	
613 986	LM386	Oper Amplifier	U44	*Sound
611 006	7406	Hex Inv Buffer	45	
610 139HC	74HC139	Decoder	46	
610 266HC	74HC160	Shift Register	49	
610 004AG	74BC04	Hex inverter	48	
610 070HC	74HC74	Dual D-type Flip Flop	U79	
610 139HC	74HC139	Decoder	L51	
620 521	4521	Binary Counter	T51	
618 1210G	PAL12L10	Gold PAL	U52	SOCKET
604 516	TM4732	Character Generator	U53	SOCKET
600 264S	6264-15	64K CMOS RAM	U54	*P C G
600 264S	6264 15	64K CMOS RAM	U55	*P C G
600 264S	6264-15	64K CMOS RAM	J56	
600 264S	6264 15	64K CMOS RAM	U57	
611 007	7407	Hex Buffer/Driver	L58	
610 032HC	74HC32	OR gate	T59	
618 870	3870	Keyboard CPU	U60	SOCKET
610 541HCT	74HCT541	Octal Buffer	6	
610 157HC	74HC157	Multiplexer	2	
610 157ALS	74ALS157	Multiplexer	63	
610 279HC	74HC273	Octal D Flip-Flop	64	
610 54-HCT	74HCT541	Octal Buffer	65	
610 645HCT	74HCT645	Octal Transceiver	66	
610 032HC	74HC32	OR gate	6	
610 175HC	74HC175	Quad D Flip Flop	T68	
610 393HC	74HC393	Counter	J69	
610 138HC	74HC138	1 of 8 Decoder	T70	
610 002HC	74HC02	NOR gate	J71	
610 645HCT	74HCT645	Octal Transceiver	T72	
610 574ACT	74HCT574	Octal D Flip Flop	73	
610 157HC	74HC157	Multiplexer	L74	
610 157HC	74HC157	Multiplexer	75	
610 004HC	74HC04	Hex Inverter	T76	
610 175HC	74HC175	Quad D Flip Flop	77	
610 008HC	74HC08	AND gate	J78	
610 174HC	74HC174	Hex D Flip Flop	T79	
610 086HC	74HC86	Exclusive OR Gate	80	
610 004HC	74HC04	Hex inverter	81	
610 074HC	74HC74	Dual D-type Flip Flop	B2	
		RS	B3	
610 645HCT	74HCT645	Octal Transceiver	T64	
610 574HCT	74HCT574	Octal D Flip Flop	B5	
610 157HC	74HC157	Multiplexer	7	
610 157HC	74HC157	Multiplexer	T87	*P C G
610 138HC	74HC138	1 of 8 Decoder	L88	
610 032HC	74HC32	OR gate	T89	
610 574HCT	74HCT574	Octal D Flip-Flop	T90	
610 157HC	74HC157	Multiplexer	J91	
610 574HCT	74HCT574	Octal D flip flop	92	

Component Reference

Store No	Component	Description	Comp Ref
610 574HCT	74HCT574	Octal D Flip Flop	U93
610 645HCT	74HCT645	Octal Transceiver	U94
610 074HC	74HC74	Dual D type Flip Flop	U95
610 174S	6116 15ASP	2K CMOS RAM OR 6264S	U96
610 160	6116 15ASP	2K CMOS RAM OR 6264S	U97
610 160	6116 15ASP	2K CMOS RAM OR 6264S	U98
610 151	74AC151	Multiplexer	U99
610 545E	6545E	ICP Controller	U100 SOCKET
610 573HC	6573	Octal latch	U101
610 007	7407	Hex Buffer/Driver	U102
610 000HC	74HC00	NAND gate	U103 RTC
610 810	MC146818	Real Time Clock	U104 RTC
610 140	CA3140	Oper Amplifier	U105
610 118H	1418	AND gate	U106
610 014HC	74H014	Hex Inv Schmitt Trig	U107
610 000HC	74HC00	NAND gate	U108 RTC
610 372HC	74HC32	OR gate	U109
610 157HC	74HC157	n/a	U110
610 157HC	74HC157	Multiplexer	U111
610 157HC	74HC157	n/a	U112
300 101	100R	Resistor 1/4 watt	R1
300 103	10k	" " "	R2
300 102	1k	" " "	R3
300 102	1k	" " "	R4
300 472	4k7	" " "	R5
300 152	1k5	" " "	R6
300 102	1k	" " "	R7
300 102	1k	" " "	R8
300 470	47R	" " "	R9 *RS232
300 102	1k	" " "	R10
300 152	1k5	" " "	R11
300 183	18k	" " "	R12
300 152	1k5	" " "	R13
300 183	18k	" " "	R14
300 152	1k5	" " "	R15
300 471	470R	" " "	R16
300 471	470R	" " "	R17
300 472	4k7	" " "	R18
300 103	10k	" " "	R19
300 152	1k5	" " "	R20
300 100	10R	" " "	R21 *Sound
300 102	1k	" " "	R22
300 181	180R	" " "	R23 *Sound
300 100	10R	" " "	R24
300 102	1k	" " "	R25 *Sound
300 331	330R	" " "	R26
300 152	1k5	" " "	R27
300 103	10k	" " "	R28
300 153	15k	" " "	R29
300 152	1k5	" " "	R30
			R31

Component Reference

Store No	Component	Description	Comp	Ref
300 152	1k5	Resistor 1/4 watt	R32	
300 221	220R	" " "	R33	
300 102	1K	" " "	R34	
300 331	330R	" " "	R35	
300 820	82R	" " "	R36	
300 334	330r	" " "	R38	
300 472	4k7	" " "	R39	
300 102	1K	" " "	R40	
300 103	10k	" " "	R41	
300 821	82K	" " "	R42	
300 681	680R	" " "	R43	
300 931	330R	" " "	R44	
300 331	330R	" " "	R45	
300 472	4k7	" " "	R46	
300 333	33K	" " "	R47	
300 105	1M	" " "	R48	
300 104	100k	" " "	R49	
300 472	4k7	" " "	R50	
	" "	" " "	R51	*TC
300 102	1KH	" " "	R52	*P
300 105	1M	" " "	R53	*RTC
300 154	150K	" " "	R54	*P
300 475	4M7	" " "	R55	
300 102	1K	" " "	R56	*10
300 470	4 R	" " "	R57	
	" "	" " "	R58	
300 472	4k7	" " "	R59	
300 102	1K	" " "	R60	
310 472	9x472	9*4k7 resistor Sap	R61	
310 102	9x102	9*1K " "	R62	
310 472	9x472	9*4k7 " "	R63	
320 010	10k pot	10k trimpot	R64	
320 050	50k pot	50k trimpot	R65	
320 002	2k pot	2k trimpot	RY3	*Sound
320 006	5k Vol	5k Volume Cont XM296RE	RV4	
420 547	.4 Tuf	Tag Cap 16v	C1	
410 301	.01uf	Oluf Ceramic Cap	C2 to C9	
412 401	.1uf	.1uf Monolithic Cap	C10 to C13	
420 601	.1uf	Tag Cap 16v	C14	
410 301	.01uf	Oluf Ceramic Cap	C15	
410 210	.001uf	.001uf ceramic cap	C16	
410 301	.01uf	Oluf Ceramic cap	C17, C18	
412 401	.1uf	.1uf Monolithic Cap	C19 to C21	
420 601	.1uf	Tag Cap 16v	C22	
	u/u		C23 to C24	
420 547	.4 Tuf	Tag Cap 16v	C25	
410 301	.01uf	.01uf Ceramic Cap	C26	
420 610s	.1uf	Tag Cap 16v	C27	*RS232
410 122	.220pf	Ceramic Cap	C28	
412 401	.1uf	.1uf Monolithic Cap	C29	
410 301	.01uf	Oluf Ceramic Cap	C30 to C35	

Component Reference

Stock No	Component	Description	Comp. Ref
410 301	.01uf	.01uf Ceramic Cap	C38 to C39
410 301	.01uf	.01uf Ceramic Cap	C40 to C41
420 610s	.01uf	Tag Cap 16v	C42 *RS232
410 301	.01uf	.01uf Ceramic Cap	C43 to C50
420 601	.uf	Tag Cap 16v	C51
410 301	.n uf	.01uf Ceramic Cap	C52 to C53
410 301	.01uf	.01uf Ceramic Cap	C54 *Sound
410 301	.1uf	.01uf Ceramic Cap	C55 to C56
412 401	.1uf	.01uf Monolithic Cap	C57 *Sound
422 701	100pf	16V Electro	C58 *Sound
410 301	.n uf	.01uf Ceramic Cap	C59 to C64
420 601	.uf	Tag Cap 16v	C65
410 301	.01 f	.01uf Ceramic Cap	C66
	n u		C67 to C69
410 30	.01uf	.01uf Ceramic Cap	C70 to C78
420 601	.1uf	Tag Cap 16v	C79
410 301	.1uf	.01uf Ceramic Cap	C80
	100pf	Electro	C81
410 901	.1uf	.01uf Ceramic Cap	C82
	100pf	Electro	C83
410 301	.1uf	.01uf Ceramic Cap	C84
420 547	.1uf	Tag Cap 16v	C85
410 301	.n uf	.01uf Ceramic Cap	C86 to C96
410 601	.n	Tag Cap 16v	C97
410 301	.uf	.01uf Ceramic Cap	C98
420 547	.1uf	Tag Cap. 16v	C99
410 301	.01uf	.01uf Ceramic Cap	C100 C104
420 601	.1uf	Tag Cap. 16v	C105
410 301	.01uf	.01uf Ceramic Cap	C110 C116
420 601	.uf	Tag Cap. 16v	C117
410 301	.01uf	.01uf Ceramic Cap	C118
	n u		C119
410 301	.01uf	.01uf Ceramic Cap	C120 C122
410 142	220pf	Ceramic Cap	C122
420 468	.68uf	Tag Cap .6v	C124
410 301	.01uf	.01uf Ceramic Cap	C124
410 033	.23pf	Ceramic Capacitor	C125 *PTC
410 247	.4700pf	Ceramic Capacitor	C126 *PTC
420 6 0	.10uf	Tag Cap. 16v	C127 *RTC
420 47	.47uf	Tag Cap. 16v	C128
410 47	.47pf	Ceramic Capacitor	C129
410 301	.1uf	.01uf Monolithic Cap	C130
420 547	.47uf	Tag Cap. 16v	C131 C133
410 301	.01uf	.01uf Ceramic Cap	C132 C133
420 522	.22uf	Tag Cap .6v	C134
410 301	.01uf	.01uf Ceramic Cap	C135-C136
410 033	.33pf	Ceramic Capacitor	C137 *RTC
410 301	.01uf	.01uf Ceramic Cap	C138 C141
420 601	.1uf	Tag Cap 16v	C141
410 01	.01uf	.01uf Ceramic Cap	C142 C144
420 601	.1uf	Tag Cap. 16v	C145
410 301	.01uf	.01uf Ceramic Cap	C146

Component Reference

Store No	Component	desc & t or	imp	ref
420 547	4 pF	Tag Cap. 16v	C141	G-48
410 018	6pF	Ceramic capacitor	C144-C152	
410 022	22pF	Ceramic Capacitor	C15	
425 565	trim cap	5.5 to 65pf Trim Cap	-	
425 565	trim cap	5.5 to 65pf Trim Cap	C17	*-I
580 -4	1N4148	small signal diode	D1 to D6	
580 914	1N4148	small signal diode	D7 *RS232	
580 914	1N4148	diode EXT XB ONLY	D8	
580 746	1N4740	18 volt zener diode	D9 *RS232	
580 914	1N4148	small signal diode	D10 to D23	
590 548	BC548	Transistor	-	
590 548	BC548	Transistor	TR2	
590 548	BC548	Transistor	TR3	
711 140	xta	4.0Mhz	X1	
711 135	xta	1.4Mhz	X2	
711 327	xta	32.768Khz	XL3 *RTC	
510 211	DB15	R/A female nut inserts	X1	
510 252	F1249	R/A female nut inserts	X2	
500 408	40 way	vertical mount	X3 *EXT	
500 342	34 way	vertical mount	X4	
710 026	4 pin	6410 4A	X5	
710 025	2 pin	pins for speaker	X6	
710 026	4 pin	6410-4A	X7	
710 025	6 pin	pins for THT points	X8	
710 016	4 pin	socket 3502xx	X9	
510 047	.089	R/A female nut inserts	X-0	
710 005	Din Socket	R/A PCB mounting	X11	
500 502	50 way	vertical mount	X12 *EXT	
710 290	15 way	flat cable socket	X13	
710 291	8 way	flat cable socket	X14	
530 014	14 pin	IC socket	X15 *EXT	
	10 way	vertical mount	X16 *EXT	
530 040	40 pin	IC socket .6 pitch	U1	
530 040	40 pin	IC socket .6 pitch	U16	
530 040	40 pin	IC socket .6 pitch	U34	
530 040	40 pin	IC socket .6 pitch	U60	
530 040	40 pin	IC socket .6 pitch	U400	
530 025	24 pin	IC socket .3 pitch	U19	
530 025	24 pin	IC socket .3 pitch	U52	
530 028	28 pin	IC socket .6 pitch	U38	
530 028	28 pin	IC socket .6 pitch	U48	
770 023	switch	push button 8023L	SW1	
750 400	battery	niced battery	B1	*RTC

Component Reference

6.2 Off board components single drive

Store No.	Component	Description	TP	Ref
510 034*	34 way header socket		2	
680 528	Case for 256 TC		1	
681 105	Back panel for 256 TC		1	
9 706	Drive support bracket		1	
691 707	Drive gap panel 256 TC		1	
10 0272	drive 3 5" F3641 single 6 volts		1	
10 0091	3 way NR connector D-NR E4K		1	
050*	crimp pins M2758-TL		4	
508	Keyboard Module 92 KEY		1	
7 P 0201	Speaker Wire 5 0 2m		3	
4 24*	Red cable 7/0 054TC		4	
40 215*	Green cable 7/0 054TC		2	
740 340E	34 way ribbon cable		150	
41 243	rounded rib lead assembly		1	
745 205	S. 5012 black rubber bumpers		4	
150 020	speaker 2" 50 ohms		1	
45 145	Decal 256 TC		1	
759 146	Decal Back Panel 256 TC		1	
781 009	Screw lock without nut		6	
781 155	4#g3/8PAN PHILL set nickel plate		8	
* Subass 970 786	+ Subass 970 765	Subass 970 788		

6.3 Power supply - 970 760

Store No.	Component	Description	C	Op	Ref
300 103	10k	Resistor 1/4 watt		R3	
300 153	15k	" " "		R2	
300 472	47	" " "		R1	
410 222	2200pf	ceramic or green cap		C6	
410 333	3mf	" " " "		C5	
420 522	2 2uf	cap 16vW		C4	
420 610	10uf	" "		C7	
422 703	100uf	16vW Electro pig tail		C2	
422 703	100uf	16vW Electro pig-tail		C1	
422 8250	2500uf	RT2500/18 Sonnar Cap		C3	
580 810	diode	RUR810 Fast acting		D1	
590 560	SCR	TIC106A			
602 296	L246	SM Regulator IC		X1	
650 511	MB85101 3	Power Supply PCB			
700 631	Coil	250 uH inductor Horz		L1	
41.210	cable	power supply cable		X3	
750 222	elephantide	120mmx40mm		1	
750 233	fuse holder	PCB fuse holders		2	
750 406	4amp	4 amp fast M205 fuse		F1	

Component Reference

6.4 RS232 option - 970 757

Store No.	Component	Description	Comp	Ref
300 470	47R	Resistor 1/4 watt	R9	
410 301	01uf	Ceramic Cap	C10 41	
420 610	10uf	Poly Cap 16VW	C42	
580 740	2N4740	10 volt zener diode	D9	
580 914	IN4148	small signal diode	D7	
600 660	TSC7660	DC to DC converter	U25	
610 701	751701	RS232 txd/rxd	U13	

6.5. Sound circuit - 970 758


Store No.	Component	Description	Comp	Ref
300 100	10R	Resistor 1/4 watt	R21	
300 181	180R	" " "	R23	
300 100	10R	Resistor 1/4 watt	R25	
320 802	2k pot	2k trimpot	P73	
410 301	.01uf	Ceramic cap	C6	
412 401	.1uf	mono cap	C5	
422 701	100uf	16VW Electro	C58	
611 489	76489AN	Sound generator	U24	
613 386	LM386	Opamp, Amplifier	U44	


6.6 Other options 970 756


Store No.	Component	Description	Comp	Ref
500 408	40 way	vertical mount	X3	
500 502	50 way	vertical mount	X 2	
530 014	14 pin	IC socket .3 pitch	X 5	
600 2648	6284s	HM6264asp-15 CMOS RAM	U54, 55 96, 97, 98	
610 137hc	74HC157	Multiplexer	U87	
740 160	14way	Ribbon Cable	S00mm	
500 014	14 pin	dip header	1 ext KB	
510 096	DB9	Male cable mount	1 ext KB	


Circuit Diagrams

ELECTRI-BOARD DESIGNS PTY LTD









2-4-87 MSM.	MICROBEE SYSTEMS LTD.		
	DRAWN	CHECKED	DATE
	<i>J. Thompson</i>	.	22-7-86
			DRG No: 8511-1-01

Index

A
ATTRIBUTE RAM 2-15, 4 33

B
BANK SWITCHING
MEMORY, 4 25

BUS^{*}
 CLK CONSOLE STA . . .
FUNCTION 0, 4 10
FUNCTION 1, 4 10
FUNCTION 10, 4 12
FUNCTION 11, 4 12
FUNCTION 12, 4 13
 " 3 4 13
 TICK ON 4 4 13
 TICK OFF 4 13
 WRITE 4 11
 READ 3 4 1
 TICK 4 4 11
FUNCTION 5 4 11
FUNCTION 6 4 12
ACTION 7, 4 12
FUNCTION 8, 4 12
FUNCTION 9 4 12
AC THE DRIVE 4 .
MC THE DRIVE HEAD 4 .
PL THE LIST DEVICE 4 13
RE A SECTOR, 4 13
PA FROM THE READER TO . 4 .
READ THE KEYBOARD, 4-11
SELECT DRIVE, 4-12
SEND TO THE LIST DEVICE, 4 .
SEND TO THE PUNCH DEVICE, 4 11
SFND TO THE SCREEN, 4 11
SET FILE BUFFER ADDRESS 4 12
SET SECTOR FOR I/O, 4 17
TRANSLATE SECTOR NUMBER, 4 13
WARM BOOT CF M, 4 10
WRITE A SECTOR, 4-13
BIOS CALLS, 4 9
BOARD MODIFICATIONS, 5 1.
BSAK*, 2-1, 2 2
. C 2

C
CACHE
PURGE DIRECTORY, 4 16
PURGE DISK, 4 16
CASSETTE PORT, 2 5 2 6
CASSETTE TAPE FORMAT, 4 46
COLK CLOCK, 2-3 2-4
CCLK* CLOCK, 2 3, 2 2 3
CD CLOCK, 2 .
CLOCK, 2 3
CCLK, 2-3, 2 4

CCLK* 2 3 2 13
C₁ 2
L 2
T T 2 3
CC CLOCK 2~3
COLOUR RAM, 2 15 4 36
COMPONENT REFERENCE, 5 1
MAINBOARD, 6~1
OFF BOARD COMPONENTS 6 7
OTHER OPTIONS, 6 8
POWER SUPPLY, 6 7
RS232 OPTION, 6~8
SOUND OPTION 6~8
P_D
CPU CLOCK 2 3
CPU 6545, 2~4, 2~13, 4 30

D
DGOS TAPE FORMAT, 4 46
DISK CONTROLLER, 2~18
RE*, 2 18, 2~19
READING DATA, 2 19
WE*, 2 18 2~19
WRITING DATA 2 19
DISK FORMAT, 4 4~5
DOT CLOCK, 2~3

E
EXTENDED BIOS CALLS, 4~4
EXTERNAL KEYBOARD, 2~7

F
FACTORY MODIFICATIONS, 5 ~1
FLASHING
HARDWARE, 4 35
FLOPPY DISK FORMAT, 4~4
FLOPPY DRIVE ALIGNMENT TEST POINTS, 5~4
FORMAT
FLOPPY DISK, 4 43
FUNCTION KEYS
COPYING CODES, 4 24
PROGRAMMING THEM 4 22

H
HARDWARE ATTRIBUTES, 4 35

I
INVERSE
HARDWARE, 4 35

K
KERNEL, 3-16, 4 1
BOOT A. DRIVE, 4-2
BOOT FROM B. DRIVE 4-1
FUNCTION CALLS, 4 5
KEYBOARD TEST, 4 4
MACHINE CODE MONITOR, 4-1, 4-6
NETWORK, 4 2
PARALLEL PRINTER TEST, 4 4
SELF TEST, 4-4
SERIAL PORT TEST, 4 4
SET TIME, 4-3
WARM BOOT, 6 1
KEYBOARD, 2 6
CHECKING KEY CODES FROM BASIC, 4 25
CODE TABLES, 2-8
EXTERNAL, 2-7
MATRIX 2 11
PROGRAMMING THE, 4 27

L
LINK SELECTIONS, 5-10
LOAD CLOCK, 2 3

M
MACHINE CODE MONITOR 4 6
ALTER MEMORY, 4 6
BOOT DISK, 4 6
CLEAR SCREEN, 4 8
COMPARE MEMORY, 4 6
EXAMINE MEMORY 4 7
EXECUTE CODE, 4 8
FILL MEMORY, 4
GOTO ADDRESS 4
INPUT FROM PORT, 4 7
MOVE MEMORY, 4-7
NETWORK, 4 7
OUTPUT TO PORT, 4-7
A FROM A DRIVE, 4 8
READ FROM B DRIVE, 4 8
SEARCH MEMORY, 4 8
WRITE TO A DRIVE, 4 8
WRITE TO B DRIVE, 4 8
MEMCR_i 4 .6
CAS, 2 6
REFL. L, 2 16
RAS, 2 16
MEMORY BANK SWITCHING, 4 25
MODIFICATIONS
FACTORY, 5 11
MREQ*, 2 2

P
PARALLEL PORT, 2-4
PCG RAM, 2-13, 2-14, 2-15
PIO, 2-3, 2-4
BIT MODE, 2-5
CONFIGURATION, 4-39
MODE 0, 4-38
MODE 1, 4-38
MODE 2, 4-38
MODE 3, 2-5, 4-39
PROGRAMMING THE, 4-38
PORT
50 WAY EXPANSION, 5-5
CASSETTE, 2-5, 2-6
COLOUR, 5-4
DIN PLUG, 5-4
DRIVE A: POWER, 5-3
DRIVE B: POWER, 5-3
FLOPPY DISK, 5-3
HARD DISK, 5-2
KEYBOARD 15 WAY, 5-6
KEYBOARD 9 WAY, 5-6
KEYBOARD SERIAL, 5-6
PARALLEL, 2-4, 5-1
POWER SUPPLY CONNECTOR, 5-4
RS232, 2-4, 2-5, 2-20, 5-2
SERIAL, 5-2
SERIAL INTERNAL, 5-6
SPEAKER, 5-3
PORT MAPS, 5-7
POWER SUPPLY, 2-20
PROGRAMMABLE CHARACTER GENERATOR, 2-13

R
REAL TIME CLOCK, 2-12
RS232 PORT, 2-4, 2-5, 2-20
RTC, 2-12

S
SCREEN PROGRAMMING, 4-20
SCREEN RAM, 2-15
SELF TEST, 4-4
SPECIFICATIONS:
OPTIONS, 1-3
STANDARD MODEL, 1-1

T
TAPE FORMAT
CASSETTE, 4-46
TEST
KERNEL SELF TEST, 4-4

V

VDU, 2-13

- 6845 CRTC, 2-13, 4-30
- ATTRIBUTE RAM, 2-15, 4-33, 4-35
- COLOUR RAM, 2-15, 4-36
- MEMORY BANKING, 4-34
- PCG RAM, 2-13, 2-14, 2-15
- SCREEN RAM, 2-15

W

WAVEFORMS, 2-1

- 2793, 3-4
- CCLK* CLOCK, 3-1
- CG1, 3-2
- COMPOSITE VIDEO, 3-4
- CPU CLOCK, 3-2
- CV1, 3-3
- NOT CLOCK, 3-1
- LOAD, 3-2
- POWER SUPPLY, 3-3
- RV1, 3-3
- RV2, 3-4
- WR*, 2-2

X

XBIOS

- BAUD RATE SELECTION FOR RS232, 4-17
- CHECK FOR DISK ERROR, 4-18
- CHECK M: DRIVE, 4-15
- CHECK NUMBER OF DRIVES, 4-14
- CHECK NUMBER OF FLOPPY, 4-16
- COMMAND BUFFER POINTER, 4-15
- COPYING FUNCTION KEY CODES, 4-22
- ERROR MODE, 4-18
- EXTENDED KEY CHECK, 4-23
- FUNCTION 0, 4-14
- FUNCTION 1, 4-14
- FUNCTION 10, 4-17
- FUNCTION 11, 4-17
- FUNCTION 12, 4-18
- FUNCTION 13, 4-18
- FUNCTION 14, 4-18
- FUNCTION 15, 4-19
- FUNCTION 16, 4-22
- FUNCTION 17, 4-22
- FUNCTION 18, 4-23
- FUNCTION 19, 4-23
- FUNCTION 2, 4-14
- FUNCTION 3, 4-15
- FUNCTION 4, 4-15
- FUNCTION 5, 4-15
- FUNCTION 6, 4-16
- FUNCTION 7, 4-16
- FUNCTION 8, 4-16
- FUNCTION 9, 4-17

FUNCTION KEYS PROGRAMMING, 4-22
INTERRUPT TABLE BASE VECTOR, 4-15
PURGE DIRECTORY BUFFERS, 4-16
PURGE DISK BUFFER, 4-16
RECEIVE A CHARACTER, 4-17
RESENSE THE MEDIA, 4-17
SEND A CHARACTER, 4-18
SET BAUD RATES, 4-17
SET THE CCP, 4-14
SET THE SHELL, 4-14
SPEED SELECTION, 4-23
TESTING KEYBOARD CODES, 4-19
XBIOS CALLS, 4-14

Z

ZAI*, 2-1
ZBUSA^K*, 2-1
ZIORQ*, 2-1
ZMI*, 2-1
ZRD*, 2-1

2 5 6 T C

Copyright Notice

This book and the programs herein
are provided on the understanding
that each is for single end use by the
purchaser.

Reproduction by any means
whatsoever, or storage in a
retrieval system, other than for
the specific use by the original
purchaser, without express written
permission of the copyright holder
is prohibited.

Prepared and published by
Honeysoft Publishing Company
1 Pattison Avenue, Waitara, 2077
© 1987

Cat. No. 217-301
ISBN 0 949309 72 9

Microbee Systems Limited
Koala Crescent,
West Gosford
N.S.W. 2250